Chip-to-chip communication based on capacitive coupling

This paper presents a review of the solutions proposed for chip-to-chip communication based on capacitive coupling. Circuit designs, assembly options and various different test cases are presented in this work. It is shown that this 3D technology is capable of transferring digital data between two dies at high-speed with low power consumption, and likewise analog signals without the need for any extra-wafer processing. The results presented highlight the key features of capacitive coupling when compared to other 3D interconnections and justify the effort to overcome some open issues and make it a marketable technology.

[1]  Roberto Guerrieri,et al.  System on chip with 1.12mW-32Gb/s AC-coupled 3D memory interface , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[2]  H. Reichl,et al.  Technologies for 3D wafer level heterogeneous integration , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.

[3]  H. Kawaguchi,et al.  . 7 10 . 7 1 . 27 Gb / s / pin 3 mW / pin Wireless Superconnect ( WSC ) Interface Scheme , 2003 .

[4]  Tadahiro Kuroda,et al.  An inductive-coupling link for 3D integration of a 90nm CMOS processor and a 65nm CMOS SRAM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Roberto Guerrieri,et al.  3-D Capacitive Interconnections for Wafer-Level and Die-Level Assembly , 2007, IEEE Journal of Solid-State Circuits.

[6]  L. Perugini,et al.  3D integration with AC coupling for wafer-level assembly , 2009, 2009 European Microelectronics and Packaging Conference.

[7]  Hong-June Park,et al.  A 3Gb/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Peter Ramm,et al.  3D integration technologies for MEMS/IC systems , 2009, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[9]  T. Sakurai,et al.  Daisy Chain for Power Reduction in Inductive-Coupling CMOS Link , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[10]  Peter Ramm,et al.  3D Integration of CMOS transistors with ICV-SLID technology , 2005 .

[11]  K. Kondo,et al.  A 160Gb/s interface design configuration for multichip LSI , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  T. Sakurai,et al.  A 1 Tb/s 3 W Inductive-Coupling Transceiver for 3D-Stacked Inter-Chip Clock and Data Link , 2007, IEEE Journal of Solid-State Circuits.

[13]  R. Guerrieri,et al.  3-D Capacitive Interconnections With Mono- and Bi-Directional Capabilities , 2008, IEEE Journal of Solid-State Circuits.

[14]  Eugenio Culurciello,et al.  Capacitive Inter-Chip Data and Power Transfer for 3-D VLSI , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  H. Ishikuro,et al.  A 65 fJ/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3D system integration , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[16]  Kaustav Banerjee,et al.  A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[17]  Roberto Guerrieri,et al.  3d Assembly Technology for Hybrid Integration of Heterogenous Devices , 2006 .

[18]  Roberto Guerrieri,et al.  3D Capacitive Interconnections with Mono- and Bi-Directional Capabilities , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[19]  Tadahiro Kuroda,et al.  A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[20]  T. Sakurai,et al.  A 1Tb/s 3W inductive-coupling transceiver for inter-chip clock and data link , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[21]  Yu-Shiang Lin,et al.  Alignment-Independent Chip-to-Chip Communication for Sensor Applications Using Passive Capacitive Signaling , 2009, IEEE Journal of Solid-State Circuits.

[22]  T. Sakurai,et al.  A High-Speed Inductive-Coupling Link With Burst Transmission , 2009, IEEE Journal of Solid-State Circuits.

[23]  H. Reichl,et al.  Through silicon via technology — processes and reliability for wafer-level 3D system integration , 2008, 2008 58th Electronic Components and Technology Conference.

[24]  Andreas Ostmann,et al.  3D System Integration Technologies , 2003 .

[25]  R. Guerrieri,et al.  3D capacitive transmission of analog signals with automatic compensation of the voltage attenuation , 2009, 2009 Proceedings of ESSCIRC.

[26]  P. Franzon,et al.  2.8 Gb/s inductively coupled interconnect for 3D ICs , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[27]  E. Prete,et al.  A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[28]  Roberto Guerrieri,et al.  A 0.14mW/Gbps high-density capacitive interface for 3D system integration , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..