Redundant binary Booth recoding
暂无分享,去创建一个
[1] Naofumi Takagi. Arithmetic unit based on a high-speed multiplier with a redundant-binary addition tree , 1991, Optics & Photonics.
[2] Debjit Das Sarma,et al. Faithful bipartite ROM reciprocal tables , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.
[3] Homayoon Sam,et al. A Generalized Multibit Recoding of Two's Complement Binary Numbers and Its Proof with Application in Multiplier Implementations , 1990, IEEE Trans. Computers.
[4] Algirdas Avizienis,et al. Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..
[5] Akira Miyoshi,et al. Accurate Ronding Scheme for the Newton-Raphson Method Using Redundant Binary Representation , 1994, IEEE Trans. Computers.
[6] David W. Matula,et al. A 17 /spl times/ 69 bit multiply and add unit with redundant binary feedback and single cycle latency , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.
[7] Peter Kornerup. Digit-Set Conversions: Generalizations and Application , 1994, IEEE Trans. Computers.
[8] A. Avizeinis,et al. Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .
[9] Andrew D. Booth,et al. A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .
[10] O. L. Macsorley. High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.
[11] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[12] P. Chai,et al. A 120 MFLOPS CMOS floating-point processor , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.