Energy-efficient real-time scheduling of multimedia tasks on multi-core processors

In recent years, various multi-core architectures have become popular selections for the designs of mobile platforms. With the strong computing demands from many multimedia applications, how to energy-efficiently utilize the computing power of mobile platforms without violations of timing constraints has become a critical design problem. In this paper, a data-partitioning-based approach is proposed to explore the parallelism of multimedia workload processing over multiple cores. Dynamic voltage scaling and dynamic power management strategies are both considered in the dynamic scaling of the computing power of cores and the adjustment of the set of active cores, respectively. The practicability and the energy efficiency of the proposed algorithms were evaluated by a series of experiments and simulations, for which we have encouraging results.

[1]  Tei-Wei Kuo,et al.  Multiprocessor energy-efficient scheduling with task migration considerations , 2004, Proceedings. 16th Euromicro Conference on Real-Time Systems, 2004. ECRTS 2004..

[2]  Erik B. van der Tol,et al.  Mapping of H.264 decoding on a multiprocessor architecture , 2003, IS&T/SPIE Electronic Imaging.

[3]  Ying Tan,et al.  Workload prediction and dynamic voltage scaling for MPEG decoding , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[4]  Jun Shirako,et al.  Software-cooperative power-efficient heterogeneous multi-core for media processing , 2008, 2008 Asia and South Pacific Design Automation Conference.

[5]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[6]  Tei-Wei Kuo,et al.  Energy-Efficient Real-Time Co-scheduling of Multimedia DSP Jobs , 2008, 2008 IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing (sutc 2008).

[7]  Rajesh K. Gupta,et al.  Leakage aware dynamic voltage scaling for real-time embedded systems , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  Yuan-Hua Chu,et al.  Overview of ITRI PAC project - from VLIW DSP processor to multicore computing platform , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[9]  Baoxin Li,et al.  Power reduction via macroblock prioritization for power aware H.264 video applications , 2008, CODES+ISSS '08.

[10]  Larry L. Peterson,et al.  Predicting MPEG execution times , 1998, SIGMETRICS '98/PERFORMANCE '98.

[11]  Tei-Wei Kuo,et al.  Leakage-Aware Energy-Efficient Scheduling of Real-Time Tasks in Multiprocessor Systems , 2006, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06).