A Single-ECL/12L-Chip PLL IC for Frequency Synthesized TV Tuning System

A microcomputer-controlled PLL bipolar IC including prescalers,has been developed. The ECL circuit contains a wideband band buffer amplifier and a high speed (1.2 GHz) prescaler. The I2L circuit contains all the PLL logic functions. A novel digitally-controlled frequency offset circuit using a 3 modulo prescaler and a rate multiplier, was designed in order to detune the local oscillator frequency from the center in the ±2MHz (±1 MHz) range with 31.25KHz(15.625KHz) steps. It makes this IC applicable to any nation's TV channel frequency. A new IC technology realizes both a high fT (4GHz) linear transistor and a high speed I2L gate (tpd=7n sec for a single collector) on the same chip.

[1]  Andrew Tickle.  A Low Cost Solution to Digital Tuning of Television Receivers and Citizen Band Transceivers , 1976, IEEE Transactions on Consumer Electronics.

[2]  K. Kanzaki,et al.  A new super high speed ECL compatible I2L technology , 1979, 1979 International Electron Devices Meeting.

[3]  H. Blatter,et al.  Frequency Synthesis Tuning Systems With Automatic Offset Tuning , 1978, IEEE Transactions on Consumer Electronics.

[4]  Keith Mueller,et al.  A Monolithic ECL/I2L Phase-Locked Loop Frequency Synthesizer for AM/FM TV , 1979, IEEE Transactions on Consumer Electronics.

[5]  Eric Breeze.  A New Design Technique, for Digital PLL Synthesizers , 1978, IEEE Transactions on Consumer Electronics.