Design of Ripple Carry Adder Using GDI Logic

Full adders are essential building modules in applications such as digital signal processor (DSP) architectures and microprocessors. In this paper, 8 bit ripple carry adder (RCA) using gate diffusion input (GDI) logic is presented. Simulation program with integrated circuit emphasis (SPICE) simulations are carried out using 250 nm technology parameters with a power supply voltage of 5 V. Simulation results indicate that the RCA consumes 69 % lesser than complementary metal oxide semiconductor (CMOS) based, whereas the transistor count is also reduced 63 % than with CMOS. The proposed design has the best PDP in comparison with existing designs found in the literature. The simulation results also confirm that GDI-based design gives better performance than standard CMOS-based design.

[1]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.

[2]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Rajeevan Chandel,et al.  Design and Analysis of a Modified Low Power CMOS Full Adder Using Gate-Diffusion Input Technique , 2010, J. Low Power Electron..

[4]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .

[5]  Keivan Navi,et al.  Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style , 2014, Integr..

[6]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Uming Ko,et al.  Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[8]  David Harris,et al.  Integrated circuit design , 2011 .

[9]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[10]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  G. Ramana Murthy,et al.  A new 6-T multiplexer based full-adder for low power and leakage current optimization , 2012, IEICE Electron. Express.

[12]  Mark Vesterbacka.  A 14-transistor CMOS full adder with full voltage-swing nodes , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[13]  Alexander Fish,et al.  Gate Diffusion Input (GDI) logic in standard CMOS nanoscale process , 2010, 2010 IEEE 26-th Convention of Electrical and Electronics Engineers in Israel.

[14]  P. Dhavachelvan,et al.  Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits , 2012 .

[15]  Alexander Fish,et al.  Full-Swing Gate Diffusion Input logic - Case-study of low-power CLA adder design , 2014, Integr..