论文信息 - Efficient Placement and Routing Techniques for Master Slice LSI - 字舞流文

Efficient Placement and Routing Techniques for Master Slice LSI

This paper deals with placement and routing techniques for master slice LSIs. The basic idea of both techniques is to make wiring density on the chip more uniform. Algorithms and some experimental results are described.

Fumiyasu Hirose | Hiroshi Shiraishi

[1] Tetsuo Asano,et al. A Wire-Routing Scheme Based on Trunk-Division Methods , 1977, IEEE Transactions on Computers.

[2] Brian W. Kernighan,et al. A proper model for the partitioning of electrical circuits , 1972, DAC '72.

[3] Brian W. Kernighan,et al. An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[4] Lorretta I. Corrigan. A Placement Capability Based on Partitioning , 1979, 16th Design Automation Conference.

[5] Yoji Kajitani,et al. The Minimum Width Routing of a 2-Row 2-Layer Polycell-Layout , 1979, 16th Design Automation Conference.

[6] David N. Deutsch. A “DOGLEG” channel router , 1976, DAC 1976.

[7] G. Persky. PRO - an automatic string placement program for polycell layout , 1976, DAC '76.

[8] Arvind M. Patel,et al. The chip layout problem: A placement procedure for lsi , 1977, DAC '77.

[9] Akihiro Hashimoto,et al. Wire routing by optimizing channel assignment within large apertures , 1971, DAC.