A 0.35um CMOS 1,632-gate-count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI

A zero-overhead dynamic optically reconfigurable gate array VLSI (ZO-DORGA-VLSI) has been developed. It is based on a concept using junction capacitance of photodiodes and load capacitance of gates constructing a gate array as configuration memory and removing static memory function to store a context. In this paper, the performance of a 1,632 ZO-DORGA-VLSI, which was fabricated using a 0.35 mum - 4.9 mm square CMOS process chip, is presented. In addition, the design of an over 10,000 ZO-DORGA-VLSI is presented.

[1]  Minoru Watanabe,et al.  A 1, 632 Gate-Count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI , 2006, ARC.

[2]  Gan Zhou,et al.  Optically reconfigurable processors , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[3]  Jose Mumbru,et al.  Optical memory for computing and information processing , 1999, Optics + Photonics.

[4]  Minoru Watanabe,et al.  A zero-overhead dynamic optically reconfigurable gate array , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[5]  Jose Mumbru,et al.  Optically programmable gate array , 2000, International Topical Meeting on Optics in Computing.