A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter

This brief presents a fast-locking multiphase closed-loop delay-locked loop (DLL). The proposed DLL employs a novel rapid-tracking time-to-digital converter that spends only two clock cycles to generate fine codes. This greatly reduces the fine-locking time and hence the total locking time that goes down to eight input reference clock cycles, shortened by 80%-95% compared with previously reported closed-loop architectures. Fabricated in a 130-nm technology, the proposed DLL operates at 80-450 MHz. In addition, the measured rms and peak-to-peak jitters at 180 MHz are 2.3 and 10 ps, respectively.

[1]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[2]  Seong-Ook Jung,et al.  Process-Variation-Calibrated Multiphase Delay Locked Loop With a Loop-Embedded Duty Cycle Corrector , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Liu Shen-Iuan,et al.  A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2007, IEEE Journal of Solid-State Circuits.

[4]  Chulwoo Kim,et al.  A 1.0-ns/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces , 2012, IEEE Journal of Solid-State Circuits.

[5]  Yang Haigang,et al.  A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA , 2011 .

[6]  Kuo-Hsing Cheng,et al.  A mixed-mode delay-locked loop for wide-range operation and multiphase outputs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[7]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[8]  Bum-Sik Kim,et al.  100 MHz all-digital delay-locked loop for low power application , 1998 .

[9]  Lee-Sup Kim,et al.  100MHz-to–1GHz open-loop ADDLL with fast lock-time for mobile applications , 2010, IEEE Custom Integrated Circuits Conference 2010.

[10]  Hossein Miar Naimi,et al.  Digital delay locked loop-based frequency synthesiser for Digital Video Broadcasting-Terrestrial receivers , 2014, IET Circuits Devices Syst..

[11]  Shen-Iuan Liu,et al.  A 6.7MHz-to-1.24GHz 0.0318mm2 fast-locking all-digital DLL in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  Rong-Jyi Yang,et al.  A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 µm CMOS Technology , 2007, IEEE J. Solid State Circuits.

[13]  Seong-Ook Jung,et al.  A DLL With Dual Edge Triggered Phase Detector for Fast Lock and Low Jitter Clock Generator , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Jae-Yoon Sim,et al.  An All-Digital 90-Degree Phase-Shift DLL with Loop-Embedded DCC for 1.6Gbps DDR Interface , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[15]  Hongyi Chen,et al.  An Implementation of Fast-Locking and Wide-Range 11-bit Reversible SAR DLL , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[17]  Lee-Sup Kim,et al.  A 100 MHz-to-1 GHz Fast-Lock Synchronous Clock Generator With DCC for Mobile Applications , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.