Parallel Constraint Satisfaction in Logic Programming: Preliminary Results of CHIP within PEPSys