A Self-Calibrated On-chip Phase-Noise-Measurement Circuit with -75dBc Single-Tone Sensitivity at 100kHz Offset

An on-chip phase-noise-measurement circuit with single-tone measurement sensitivity of -75dBc at 100kHz offset from carrier is presented. The circuit uses a delay-line and mixer frequency discriminator and can operate up to 2GHz input frequency. This module does not rely on a reference clock and, with on-line self calibration, its accuracy is stabilized across gate-delay variations.

[1]  K. Nose,et al.  A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Balvinder Bisla,et al.  RF System and Circuit Challenges for WiMAX , 2007 .

[3]  M. Berroth,et al.  Derivation of single-ended CMOS inverter ring oscillator close-in phase noise from basic circuit and device properties , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[4]  Feng Wang,et al.  Cascaded PLL design for a 90nm CMOS high performance microprocessor , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  M. Takamiya,et al.  On-chip jitter-spectrum-analyzer for high-speed digital designs , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  Michiel Steyaert,et al.  A 1.5 GHz highly linear CMOS downconversion mixer , 1995, IEEE J. Solid State Circuits.

[7]  W. P. Robins,et al.  Phase Noise in Signal Sources , 1984 .

[8]  K. Ichiyama,et al.  A programmable on-chip picosecond jitter-measurement circuit without a reference-clock input , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..