Evaluating performance of prefetching second level caches

Due to the increasing disparity between processor and main memory system cycle times, many computer systems are now incorporating two levels fo cache memory. Several studies have been done on the design and performance of second level caches, including [3] and [20]. It certainly can and has been shown that the addition of a second level of cache enhances the performance of many systems.

[1]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[2]  Wen-Hann Wang,et al.  Characteristics Of Performance-Optimal Multi-level Cache Hierarchies , 1989, The 16th Annual International Symposium on Computer Architecture.

[3]  Mark D. Hill,et al.  A case for direct-mapped caches , 1988, Computer.

[4]  Alan Jay Smith,et al.  Line (Block) Size Choice for CPU Cache Memories , 1987, IEEE Transactions on Computers.

[5]  Pen-Chung Yew,et al.  The effectiveness of caches and data prefetch buffers in large-scale shared memory multiprocessors , 1987 .

[6]  Henry M. Levy,et al.  A simulation study of two-level caches , 1988, ISCA '88.

[7]  Steven Przybylski.  The performance impact of block sizes and fetch strategies , 1990, ISCA '90.

[8]  Alan Jay Smith,et al.  Cache Memories , 1982, CSUR.

[9]  Mark Horowitz,et al.  Performance tradeoffs in cache design , 1988, ISCA '88.

[10]  Alan Jay Smith,et al.  Sequential Program Prefetching in Memory Hierarchies , 1978, Computer.

[11]  Ernst H. Kristiansen,et al.  Trace-driven simulations for a two-level cache design in open bus systems , 1990, ISCA '90.

[12]  Michael J. Flynn,et al.  Performance trade-offs for microprocessor cache memories , 1988, IEEE Micro.

[13]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[14]  James K. Archibald,et al.  Performance analysis of inclusion effects in multi-level multiprocessor caches , 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing.

[15]  Ravishankar K. Iyer,et al.  Performance degradation due to multiprogramming and system overheads in real workloads: case study on a shared memory multiprocessor , 1990, ICS '90.