Static and transient latchup simulation of VLSI-CMOS with an improved physical design model

We are presenting an improved latchup design model for static and transient latchup simulation of VLSI CMOS devices. The model is based on a decomposition of the CMOS structure into a network of analytically described current elements for both majority and minority carriers. Average doping densities and geometrical parameters are the physically based input data. For the modeling of the 2-D majority-carrier flow, transmission-line elements are introduced, especially in the inhomogeneously doped transition region between the substrate and an epitaxial layer. For modeling the transient current behavior, diffusion and space-charge capacitances are used. The model yields very good agreement with measurements both for static and transient triggering modes. Due to the physically reasonable assumptions used in the model equations, the influence of design variations on latchup characteristics can be predicted adequately without new parameter fitting.

[1]  J. Harter,et al.  Surface induced latch-up in VLSI CMOS circuits , 1982, 1982 International Electron Devices Meeting.

[2]  W. Fichtner,et al.  Temperature dependence of latch-up phenomena in scaled CMOS structures , 1986, IEEE Electron Device Letters.

[3]  J. Harter,et al.  Design model for bulk CMOS scaling enabling accurate latchup prediction , 1983, IEEE Transactions on Electron Devices.

[4]  J. Harter,et al.  Surface induced latchup in VLSI CMOS circuits , 1984, IEEE Transactions on Electron Devices.

[5]  D. Takacs,et al.  Static and transient latch-up hardness in N-well CMOS with on-chip substrate bias generator , 1985, 1985 International Electron Devices Meeting.

[6]  M.R. Pinto,et al.  An efficient numerical model of CMOS latch-up , 1983, IEEE Electron Device Letters.

[7]  T. Ohzone,et al.  The dynamics of latchup turn-on behavior in scaled CMOS , 1985, IEEE Transactions on Electron Devices.

[8]  M.R. Pinto,et al.  Accurate trigger condition analysis for CMOS latchup , 1985, IEEE Electron Device Letters.

[9]  H.P. Zappe,et al.  A transient analysis of latchup in bulk CMOS , 1983, IEEE Transactions on Electron Devices.

[10]  M. J. Hargrove,et al.  Transmission Line Model for Latchup in CMOS Circuits , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[11]  Donald B. Estreich.  The physics and modeling of latch-up and CMOS integrated circuits , 1980 .

[12]  D. P. Kennedy,et al.  Extended Charge-Control Model For Bipolar Transistors , 1973 .