The origins of the performance degradation of implanted p/sup +/ polysilicon gated p-channel MOSFET with/without rapid thermal annealing

Some anomalous behaviors, such as punchthrough voltage reduction, leakage current increase, and transconductance (g/sub m/) instability have been found in BF/sub 2/ implanted p/sup +/-polysilicon P-MOSFET's. These effects are supposed to be due to B-ion penetration. To prevent the B-ion penetration, RTA has been used. Experimental results show that RTA can improve the effect, however, the RTA process can also cause the generation of interface states, gate-induced-drain-leakage increase, and oxide quality degradation. All of the mechanisms of performance degradation are investigated and modeled in detail. >

[1]  J.D. Plummer,et al.  IIA-6 a comparison of buried channel and surface channel MOSFETs for VLSI , 1982, IEEE Transactions on Electron Devices.

[2]  G.J. Hu,et al.  Design tradeoffs between surface and buried-channel FET's , 1985, IEEE Transactions on Electron Devices.

[3]  Chenming Hu,et al.  Electrical breakdown in thin gate and tunneling oxides , 1985, IEEE Transactions on Electron Devices.

[4]  Polysilicon capacitor failure during rapid thermal processing , 1986, IEEE Transactions on Electron Devices.

[5]  T. Chan,et al.  Subbreakdown drain leakage current in MOSFET , 1987, IEEE Electron Device Letters.

[6]  T.Y. Chan,et al.  The impact of gate-induced drain leakage current on MOSFET scaling , 1987, 1987 International Electron Devices Meeting.

[7]  Y. Hokari,et al.  Stress voltage polarity dependence of thermally grown thin gate oxide wearout , 1988 .

[8]  Yuan Taur,et al.  Doping of n+ and p+ polysilicon in a dual-gate CMOS process , 1988 .

[9]  Constraints in p-channel device engineering for submicron CMOS technologies , 1988, Technical Digest., International Electron Devices Meeting.

[10]  Yuan Taur,et al.  Study of boron penetration through thin oxide with p+-polysilicon gate , 1989 .

[11]  C. Lu,et al.  Anomalous C-V characteristics of implanted poly MOS structure in n/sup +//p/sup +/ dual-gate CMOS technology , 1989, IEEE Electron Device Letters.

[12]  C.W. Teng,et al.  Interface trap-enhanced gate-induced leakage current in MOSFET , 1989, IEEE Electron Device Letters.

[13]  C. Lu,et al.  A comprehensive study on p/sup +/ polysilicon-gate MOSFET's instability with fluorine incorporation , 1990 .

[14]  James D. Hayden,et al.  The effects of boron penetration on p/sup +/ polysilicon gated PMOS devices , 1990 .

[15]  C. Sah.  Fundamentals of Solid State Electronics , 1991 .

[16]  G. Lo,et al.  The use of ultrathin reoxidized nitrided gate oxide for suppression of boron penetration in BF/sub 2//sup +/-implanted polysilicon gated p-MOSFETs , 1991, IEEE Electron Device Letters.