Double boosting pump, hybrid current sense amplifier, and binary weighted temperature sensor adjustment schemes for 1.8V 128Mb mobile DRAMs

A 1.8V 128Mb SDRAM is implemented for low current mobile applications with a 0.15/spl mu/m technology. The double boosting pump and hybrid current sense amplifier schemes are optimized for the low voltage regime with high pumping efficiency and stable I-to-V gain, respectively. A temperature sensor together with the binary weighted adjustment technique allow a very accurate implementation without loss in productivity.

[1]  Nobutaro Shibata.  Current Sense Amplifiers for Low-Voltage Memories , 1996 .

[2]  Johan H. Huijsing,et al.  Micropower CMOS temperature sensor with digital output , 1996, IEEE J. Solid State Circuits.

[3]  Masayoshi Sasaki,et al.  A 9-ns 16-Mb CMOS SRAM with offset-compensated current sense amplifier , 1993 .

[4]  Hitoshi Shiga,et al.  A CMOS band-gap reference circuit with sub 1 V operation , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[5]  M. Uesugi,et al.  A 32-bank 256 Mb DRAM with cache and TAG , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[6]  Toru Tanzawa,et al.  Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[7]  A.P. Brokaw.  A temperature sensor with single resistor set-point programming , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  Evert Seevinck,et al.  Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .

[9]  T. Hamamoto,et al.  An efficient charge recycle and transfer pump circuit for low operating voltage DRAMs , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[10]  R. Hamazaki,et al.  A 32-bank 256-Mb DRAM with cache and TAG , 1994 .

[11]  H. Kotani,et al.  Low power self refresh mode DRAM with temperature detecting circuit , 1993, Symposium 1993 on VLSI Circuits.