Low power wide gates for modern power efficient processors

In this paper, a low power register file and tag comparator is proposed which has lower leakage and higher noise immunity without dramatic speed degradation due to the wide fan-in gates. Simulation of register files and tag comparators designed is done using low-V"t"h 90nm CMOS process technology model in all process corners. The results demonstrate 20% power reduction and 2x noise-immunity improvement in the implemented register file using the proposed circuit at the same delay compared to the standard domino circuits. On the other hand, simulation of tag comparators implemented using the other proposed circuit shows 41%, 22% and 7.5% reduction in power, delay and area, respectively compared to the standard footless domino at the same robustness condition. Moreover, the register file and the tag comparator designed with the proposed circuits respectively show 2.48 and 3 times improvement in the defined figure of merit compared to the counterpart circuits designed with the conventional domino circuit. Thus, the proposed are power efficient and suitable approaches for embedded processors with multi-ported register file and fully-associative caches with large number of tag comparators.

[1]  Lei Wang,et al.  An energy-efficient leakage-tolerant dynamic circuit technique , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[2]  Ali Peiravi,et al.  Noise-immune dual-rail dynamic circuit for wide fan-in gates in asynchronous designs , 2012 .

[3]  Kaustav Banerjee,et al.  A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yunsi Fei,et al.  Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  H. Mahmoodi,et al.  A Novel Leakage-tolerant Domino Logic Circuit With Feedback From Footer Transistor In Ultra Deep Submicron CMOS , 2006, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006..

[6]  P. Boyle,et al.  A 300-MHz 115-W 32-b bipolar ECL microprocessor , 1993 .

[7]  Kaushik Roy,et al.  Fast Tag Comparator Using Diode Partitioned Domino for 64-bit Microprocessors , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Hiroshi Kawaguchi,et al.  A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.

[9]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Martin Margala,et al.  Design and Evaluation of an Energy-Delay-Area Efficient Datapath for Coarse-Grain Reconfigurable Computing Systems , 2009, J. Low Power Electron..

[11]  Ali Peiravi,et al.  Leakage Tolerant, Noise Immune Domino Logic for Circuit Design in the Ultra Deep Submicron CMOS Technology for High Fan-in Gates , 2009 .

[12]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[13]  Larry L. Biro,et al.  Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[14]  Ali Peiravi,et al.  Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates , 2012, Integr..

[15]  Rajesh Gupta,et al.  Profile-based dynamic voltage scheduling using program checkpoints , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[16]  F. Moradi,et al.  An Improved Noise-Tolerant Domino Logic Circuit for High Fan-in Gates , 2005, 2005 International Conference on Microelectronics.

[17]  N. Tzartzanis,et al.  A Leakage Current Replica Keeper for Dynamic Circuits , 2006, IEEE Journal of Solid-State Circuits.

[18]  Gürhan Küçük,et al.  Energy: efficient instruction dispatch buffer design for superscalar processors , 2001, ISLPED '01.

[19]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Mohamed I. Elmasry,et al.  Novel Timing Yield Improvement Circuits for High-Performance Low-Power Wide Fan-In Dynamic OR Gates , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Gürhan Küçük,et al.  Power efficient comparators for long arguments in superscalar processors , 2003, ISLPED '03.

[22]  Atila Alvandpour,et al.  A 130-nm 6-GHz 256 /spl times/ 32 bit leakage-tolerant register file , 2002 .

[23]  Ali Peiravi,et al.  Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Ralph Etienne-Cummings,et al.  Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies , 2006, Microelectron. J..

[25]  Sanu Mathew,et al.  A 32nm 8.3GHz 64-entry × 32b variation tolerant near-threshold voltage register file , 2010, 2010 Symposium on VLSI Circuits.

[26]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[27]  Farshad Moradi,et al.  A high speed and leakage-tolerant domino logic for high fan-in gates , 2005, ACM Great Lakes Symposium on VLSI.

[28]  A. Varadharajan,et al.  A low-cost 300 MHz RISC CPU with attached media processor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).