A New Physical Insight for the 3-D-Layout-Induced Cylindrical Breakdown in Lateral Power Devices on SOI Substrate
暂无分享,去创建一个
Jun Zhang | Yufeng Guo | Jiafei Yao | David Z. Pan | Kemeng Yang | Xiaojuan Lian | Man Li
[1] Bo Zhang,et al. Variation of Lateral Width Technique in SoI High-Voltage Lateral Double-Diffused Metal–Oxide–Semiconductor Transistors Using High-k Dielectric , 2015, IEEE Electron Device Letters.
[2] David Z. Pan,et al. A Novel 3-D Analytical Method for Curvature Effect-Induced Electric Field Crowding in SOI Lateral Power Device , 2016, IEEE Transactions on Electron Devices.
[3] M. Imam,et al. Efficacy of charge sharing in reshaping the surface electric field in high-voltage lateral RESURF devices , 2004, IEEE Transactions on Electron Devices.
[4] Wang Zhigong,et al. A three-dimensional breakdown model of SOI lateral power transistors with a circular layout , 2009 .
[5] Yasuyuki Suzuki,et al. 3-D effect of cell designs on the breakdown voltage of power SOI-LDMOS , 1996, 1996 IEEE International SOI Conference Proceedings.
[6] J. Appels,et al. High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.
[7] Bo Zhang,et al. Ultralow ON-Resistance High-Voltage p-Channel LDMOS With an Accumulation-Effect Extended Gate , 2016, IEEE Transactions on Electron Devices.
[8] Yufeng Guo,et al. A new physical insight of RESURF effects based on gradual charge appointment concept for bulk silicon lateral power devices , 2016 .
[9] B. Jayant Baliga,et al. Analytical solutions for the breakdown voltage of abrupt cylindrical and spherical junctions , 1976 .
[10] G. Toulon,et al. Analysis and optimization of lateral thin-film Silicon-on-insulator (SOI) MOSFET transistors , 2012, Microelectron. Reliab..
[11] Seung-Youp Han,et al. Analytical model for the surface field distribution of SOI RESURF devices , 1998 .
[13] B. Zhang,et al. High-Voltage Thin-SOI LDMOS With Ultralow ON-Resistance and Even Temperature Characteristic , 2016, IEEE Transactions on Electron Devices.