CMOS Voltage Reference Using a Self-Cascode Composite Transistor and a Schottky Diode

This work presents an investigation of the temperature behavior of self-cascode composite transistors (SCCTs). Results supported by silicon measurements show that SCCTs can be used to generate a proportional to absolute temperature voltage or even a temperature-compensated voltage. Based on the achieved results, a new circuit topology of a resistorless voltage reference circuit using a Schottky diode is also presented. The circuit was fabricated in a 130 nm BiCMOS process and occupied a silicon area of 67.98 µm × 161.7 µm. The averaged value of the output voltage is 720.4 mV, and its averaged line regulation performance is 2.3 mV/V, calculated through 26 characterized chip samples. The averaged temperature coefficient (TC) obtained through five chip samples is 56 ppm/°C in a temperature range from −40 to 85 °C. A trimming circuit is also included in the circuit topology to mitigate the impact of the fabrication process effects on its TC. The circuit operates with a supply voltage range from 1.1 to 2.5 V.

[1]  Giuseppe Iannaccone,et al.  A picopower temperature-compensated, subthreshold CMOS voltage reference , 2014, Int. J. Circuit Theory Appl..

[2]  Shuenn-Yuh Lee,et al.  Energy-Harvesting Circuits With a High-Efficiency Rectifier and a Low Temperature Coefficient Bandgap Voltage Reference , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  R.J. Baker,et al.  Low-voltage bandgap reference design utilizing Schottky diodes , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[4]  S. Bampi,et al.  A CMOS 25.3 ppm°/C bandgap voltage reference using self-cascode composite transistor , 2012, 2012 IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS).

[5]  Sergio Bampi,et al.  Picowatt, 0.45–0.6 V Self-Biased Subthreshold CMOS Voltage Reference , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Baolin Wei,et al.  16.8/15.2 ppm/°C 81 nW High PSRR Dual-Output Voltage Reference for Portable Biomedical Application , 2019, Electronics.

[7]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[8]  Sergio Bampi,et al.  A 0.12–0.4 V, Versatile 3-Transistor CMOS Voltage Reference for Ultra-Low Power Systems , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[10]  Y. Amemiya,et al.  A 300 nW, 15 ppm/$^{\circ}$C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs , 2009, IEEE Journal of Solid-State Circuits.

[11]  Ran Liu,et al.  Nanopower CMOS sub-bandgap reference with 11 ppm/°C temperature coefficient , 2009 .

[12]  Antonio Petraglia,et al.  Adjustable Output CMOS Voltage Reference Design , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Sergio Bampi,et al.  0.5 V supply resistorless voltage reference for low voltage applications , 2015, 2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI).

[14]  Xiaolin Liu,et al.  A Resistorless High-Precision Compensated CMOS Bandgap Voltage Reference , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Robert Bogdan Staszewski,et al.  A 1-V Bandgap Reference in 7-nm FinFET With a Programmable Temperature Coefficient and Inaccuracy of ±0.2% From −45°C to 125°C , 2019, IEEE Journal of Solid-State Circuits.

[16]  H. Oguey,et al.  CMOS Current Reference without Resistance , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[17]  Dalton Martini Colombo,et al.  An approach a new 1 V supply resistorless voltage reference using Schottky diode , 2018, 2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS).

[18]  Bo Zhang,et al.  A 2.6 ppm/°C 2.5 V Piece-Wise Compensated Bandgap Reference with Low Beta Bipolar , 2019 .