Comparing Signal Processing Hardware-Synthesis Methods Based on the Matlab Tool-Chain

Various commercial and academic tools are available for the synthesis of hardware algorithms. Focusing on signal processing algorithms, we compare efficiency, flexibility and usability of hardware synthesis approaches based on the widely used Matlab with add-on toolboxes or 3rd-party tools. We use several designs as case studies to investigate the effect of the tool features with respect to hardware architecture and design flexibility. Special emphasis is set to the designer's freedom of choice between different arithmetic operator architectures, between pipe-lining versus operator sequencing, and between parallel versus sequential architectures.

[1]  A. Dempster,et al.  Multiplication by an integer using minimum adders , 1994 .

[2]  Iluminada Baturone,et al.  A design environment for synthesis of embedded fuzzy controllers on FPGAs , 2010, International Conference on Fuzzy Systems.

[3]  Josef Goette,et al.  On a development environment for real-time information processing in system-on-chip solutions , 2001, Symposium on Integrated Circuits and Systems Design.

[4]  Florian Schupfer,et al.  Performance guided high level algorithm partitioning , 2010, Proceedings of 2010 IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications.

[5]  Donald G. Bailey,et al.  Algorithm Transformation for FPGA Implementation , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[6]  Prithviraj Banerjee,et al.  Overview of a compiler for synthesizing MATLAB programs onto FPGAs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Y. Atat,et al.  Automatic Code Generation for MPSoC Platform Starting From Simulink/Matlab : New Approach to Bridge the Gap between Algorithm and Architecture Design , 2008, 2008 3rd International Conference on Information and Communication Technologies: From Theory to Applications.

[8]  Daniel D. Gajski,et al.  Embedded System Design: Modeling, Synthesis and Verification , 2013 .

[9]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[10]  Andrzej Rybarczyk,et al.  Automatic synthesizable VHLD code generation from neural networks models using Matlab , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[11]  Eric Senn,et al.  High-level synthesis under I/O timing and memory constraints , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[12]  Shaila Subbaraman,et al.  QMF implementation using Xilinx SysGen (XSG) , 2010, 2010 3rd International Conference on Computer Science and Information Technology.

[13]  S. Bampi,et al.  VHDL generation of optimized FIR filters , 2008, 2008 2nd International Conference on Signals, Circuits and Systems.

[14]  Shizhen Huang,et al.  An Design of the 16-Order FIR Digital Filter Based on FPGA , 2009, 2009 First International Conference on Information Science and Engineering.

[15]  Alok N. Choudhary,et al.  FPGA hardware synthesis from MATLAB , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[16]  Andrew G. Dempster,et al.  Comparison of fixed-point FIR digital filter design techniques , 1997 .