Total Dose Evaluation of Deep Submicron CMOS Imaging Technology Through Elementary Device and Pixel Array Behavior Analysis

Ionizing radiation effects on CMOS image sensors (CIS) manufactured using a 0.18 mum imaging technology are presented through the behavior analysis of elementary structures, such as field oxide FET, gated diodes, photodiodes and MOSFETs. Oxide characterizations appear necessary to understand ionizing dose effects on devices and then on image sensors. The main degradations observed are photodiode dark current increases (caused by a generation current enhancement), minimum size NMOSFET off-state current rises and minimum size PMOSFET radiation induced narrow channel effects. All these effects are attributed to the shallow trench isolation degradation which appears much more sensitive to ionizing radiation than inter layer dielectrics. Unusual post annealing effects are reported in these thick oxides. Finally, the consequences on sensor design are discussed thanks to an irradiated pixel array and a comparison with previous work is discussed.

[1]  A. S. Grove,et al.  Effect of surface fields on the breakdown voltage of planar silicon p-n junctions , 1967 .

[2]  Albert J. P. Theuwissen,et al.  Degradation of CMOS image sensors in deep-submicron technology due to γ-irradiation , 2008 .

[3]  Bedabrata Pain,et al.  Hardening CMOS imagers: radhard-by-design or radhard-by-foundry , 2004, SPIE Optics + Photonics.

[4]  A. S. Grove,et al.  Surface effects on p-n junctions: Characteristics of surface space-charge regions under non-equilibrium conditions , 1966 .

[5]  P. V. Dressendorfer,et al.  A Reevaluation of Worst-Case Postirradiation Response for Hardened MOS Transistors , 1987, IEEE Transactions on Nuclear Science.

[6]  G. Cervelli,et al.  Radiation-induced edge effects in deep submicron CMOS transistors , 2005, IEEE Transactions on Nuclear Science.

[7]  M. Theunissen,et al.  Analysis of the soft reverse characteristics of n+p drain diodes , 1985 .

[8]  Radiation Hardened Silicon Devices Using a Novel Thick Oxide , 1985, IEEE Transactions on Nuclear Science.

[9]  Guang Yang,et al.  Multi-megarad (Si) radiation-tolerant integrated CMOS imager , 2001, IS&T/SPIE Electronic Imaging.

[10]  J. David,et al.  Radiation-induced dark current in CMOS active pixel sensors , 2000 .

[11]  E. H. Nicollian,et al.  The si-sio, interface – electrical properties as determined by the metal-insulator-silicon conductance technique , 1967 .

[12]  Pierre Magnan,et al.  Ionizing radiation effects on CMOS imagers manufactured in deep submicron process , 2008, Electronic Imaging.

[13]  E. Eid,et al.  Design and characterization of ionizing radiation-tolerant CMOS APS image sensors up to 30 Mrd (Si) total dose , 2001 .

[14]  P. Winokur,et al.  Simple technique for separating the effects of interface traps and trapped‐oxide charge in metal‐oxide‐semiconductor transistors , 1986 .

[15]  H. E. Boesch,et al.  Hole Transport and Trapping in Field Oxides , 1985, IEEE Transactions on Nuclear Science.

[16]  Chimoon Huang,et al.  Mechanisms of interface trap-induced drain leakage current in off-state n-MOSFET's , 1995 .

[17]  B. Dierickx,et al.  Total dose and displacement damage effects in a radiation-hardened CMOS APS , 2003 .

[18]  Federico Faccio,et al.  Total ionizing dose effects in shallow trench isolation oxides , 2008, Microelectron. Reliab..

[19]  T. P. Ma,et al.  Ionizing radiation effects in MOS devices and circuits , 1989 .

[20]  H.J. Barnaby,et al.  Total-Ionizing-Dose Effects in Modern CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.

[21]  G. Hopkinson.  Radiation effects in a CMOS active pixel sensor , 2000 .

[22]  C. L. Axness,et al.  Latent interface-trap buildup and its implications for hardness assurance (MOS transistors) , 1992 .

[23]  J.A. Felix,et al.  Annealing behavior of linear bipolar devices with enhanced low-dose-rate sensitivity , 2004, IEEE Transactions on Nuclear Science.

[24]  T. Iizuka,et al.  Double threshold MOSFETs in bird's-beak free structures , 1981, 1981 International Electron Devices Meeting.

[25]  R.,et al.  Challenges in hardening technologies using shallow-trench isolation , 1998 .

[26]  T. R. Oldham,et al.  Response of interface traps during high-temperature anneals (MOSFETs) , 1991 .

[27]  C.W. Teng,et al.  Interface trap-enhanced gate-induced leakage current in MOSFET , 1989, IEEE Electron Device Letters.