MLP-Aware Instruction Queue Resizing: The Key to Power-Efficient Performance
暂无分享,去创建一个
Stefanos Kaxiras | Juan M. Cebrian | Juan L. Aragón | Pavlos Petoumenos | Georgia Psychou | S. Kaxiras | J. M. Cebrian | Pavlos Petoumenos | Georgia Psychou
[1] Michael Gschwind,et al. Integrated analysis of power and performance for pipelined microprocessors , 2004, IEEE Transactions on Computers.
[2] Gürhan Küçük,et al. Dynamic resizing of superscalar datapath components for energy efficiency , 2006, IEEE Transactions on Computers.
[3] Gürhan Küçük,et al. Energy: efficient instruction dispatch buffer design for superscalar processors , 2001, ISLPED '01.
[4] David M. Brooks,et al. A circuit level implementation of an adaptive issue queue for power-aware microprocessors , 2001, GLSVLSI '01.
[5] Thomas Steinke,et al. ZIB Structure Prediction Pipeline: Composing a Complex Biological Workflow Through Web Services , 2006, Euro-Par.
[6] Antonio González,et al. Energy-effective issue logic , 2001, ISCA 2001.
[7] Brian Fahs,et al. Microarchitecture optimizations for exploiting memory-level parallelism , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[8] Mark Horowitz,et al. Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.
[9] Andrew F. Glew. MLP yes! ILP no , 1998, ASPLOS 1998.
[10] Ian T. Foster,et al. Grid information services for distributed resource sharing , 2001, Proceedings 10th IEEE International Symposium on High Performance Distributed Computing.
[11] Onur Mutlu,et al. A Case for MLP-Aware Cache Replacement , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[12] Diana Marculescu,et al. Power aware microarchitecture resource scaling , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[13] Steven Tuecke,et al. The Physiology of the Grid An Open Grid Services Architecture for Distributed Systems Integration , 2002 .
[14] M S Waterman,et al. Identification of common molecular subsequences. , 1981, Journal of molecular biology.
[15] Rudy Lauwereins,et al. Design, Automation, and Test in Europe , 2008 .
[16] Ami Marowka,et al. The GRID: Blueprint for a New Computing Infrastructure , 2000, Parallel Distributed Comput. Pract..
[17] Kanad Ghose,et al. Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[18] Gurindar S. Sohi,et al. Instruction issue logic for high-performance, interruptable pipelined processors , 1987, ISCA '98.
[19] Stijn Eyerman,et al. A Memory-Level Parallelism Aware Fetch Policy for SMT Processors , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.
[20] James E. Smith,et al. A first-order superscalar processor model , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[21] Eric Rotenberg,et al. Trace cache: a low latency approach to high bandwidth instruction fetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[22] Ian Foster,et al. The Grid 2 - Blueprint for a New Computing Infrastructure, Second Edition , 1998, The Grid 2, 2nd Edition.
[23] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).