Module placement for power supply noise and wire congestion avoidance in 3D packaging

In this work, we present an automatic module placement algorithm for simultaneous power supply noise and routing congestion minimization for 3D packaging that are seriously threatening the performance and reliability of 3D packaging. We employ decoupling capacitance insertion for noise suppression and 3D global routing for congestion avoidance.

[1]  Hung-Ming Chen,et al.  Floorplanning with power supply noise avoidance , 2003, ASP-DAC '03.

[2]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[3]  Nanju Na,et al.  A methodology for the placement and optimization of decoupling capacitors for gigahertz systems [CMOS VLSI] , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[4]  Madhavan Swaminathan,et al.  Modeling and simulation of core switching noise for ASICs , 2002 .

[5]  Sung Kyu Lim,et al.  Multi-layer floorplanning for reliable system-on-package , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  H. Murata,et al.  Rectangle-packing-based module placement , 1995, ICCAD 1995.

[7]  Kaushik Roy,et al.  Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Sung Kyu Lim,et al.  Physical layout automation for system-on-packages , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).