New memory-efficient hardware architecture of 2-D dual-mode lifting-based discrete wavelet transform for JPEG2000

This work presents new algorithms and hardware architectures to improve the critical issues of the 2-D dual-mode (supporting 5/3 lossless and 9/7 lossy coding) lifting-based discrete wavelet transform (LDWT). The proposed 2-D dual-mode LDWT architecture has the advantages of low-transpose memory, low latency, and regular signal flow, which is suitable for VLSI implementation. The transpose memory requirement of the N × N 2-D 5/3 mode LDWT is 2N, and that of 2-D 9/7 mode LDWT is 4N. According to the comparison results, the proposed hardware architecture surpasses previous architectures in the aspects of lifting-based low-transpose memory size. It can be applied to real-time visual operations such as JPEG2000, MPEG-4 still texture object decoding, and wavelet-based scalable video coding.

[1]  Pei-Yin Chen.  VLSI Architecture for 2-D 3-Level Lifting-Based Discrete Wavelet Transform , 2004, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[2]  Chaitali Chakrabarti,et al.  A VLSI architecture for lifting-based forward and inverse wavelet transform , 2002, IEEE Trans. Signal Process..

[3]  Qiao Shi.  VLSI Implementation of Discrete Wavelet Transform , 2001 .

[4]  Bing-Fei Wu,et al.  A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Lionel Torres,et al.  An embedded core for the 2D wavelet transform , 2001, ETFA 2001. 8th International Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.01TH8597).

[6]  Liang-Gee Chen,et al.  Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method , 2002, Asia-Pacific Conference on Circuits and Systems.

[7]  Liang-Gee Chen,et al.  An efficient architecture for two-dimensional discrete wavelet transform , 2001, IEEE Trans. Circuits Syst. Video Technol..

[8]  Liang-Gee Chen,et al.  Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[9]  Liang-Gee Chen,et al.  Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[10]  Nanning Zheng,et al.  High-speed and memory-efficient VLSI design of 2D DWT for JPEG2000 , 2006 .

[11]  Seong-Mo Park,et al.  VLSI Implementation of Lifting Wavelet Transform of JPEG2000 with Efficient RPA(Recursive Pyramid Algorithm) Realization , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[12]  Pei-Yin Chen.  VLSI Implementation for One-Dimensional Multilevel Lifting-Based Wavelet Transform , 2004, IEEE Trans. Computers.

[13]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[14]  Liang-Gee Chen,et al.  Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform , 2002, Asia-Pacific Conference on Circuits and Systems.

[15]  G. Knowles.  VLSI architecture for the discrete wavelet transform , 1990 .