A 19 µW 20 MHz All-Digital PLL for 2-tone envelope detection radios

This paper describes the design and implementation of a low power IF frequency synthesizer which can be used in 2-tone envelope detection radios [1]. The synthesizer is based on an All-Digital PLL (AD-PLL) architecture. By means of a system noise analysis, overall noise performance is optimized while maintaining low-power operation. A current controlled ring-oscillator is designed, optimized for low-power and low phase-noise. An integer and fractional phase quantiser (PQ) is designed, where the fractional PQ is co-integrated with the oscillator to save power. The DAC, which digitally controls the oscillator, is implemented by a `coarse' and `fine' DAC topology to reduce the resolution requirement. The `fine' DAC resolution is increased by a third-order Delta-Sigma Modulator (DSM) to alleviate matching problems while maintaining monotonicity and keeping the power consumption low. Current division of the `fine' DAC, using a highly-linear current-mirror, enables fine frequency tuning while keeping low bias currents. The chip, consisting of a current controlled oscillator, `coarse' and `fine' DAC and fractional part of the phase quantiser is implemented in a 90 nm CMOS technology. The AD-PLL operates from 10 to 20 MHz and the power consumption (excluding digital loop filter and DSM) is only 19 μW at 20 MHz operation.

[1]  Sameer R. Sonkusale,et al.  A Novel BPSK Demodulator for Biological Implants , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[4]  S. Gambini,et al.  A 52 $\mu$ W Wake-Up Receiver With $-$ 72 dBm Sensitivity Using an Uncertain-IF Architecture , 2009, IEEE Journal of Solid-State Circuits.

[5]  D.M. Binkley,et al.  Tradeoffs and Optimization in Analog CMOS Design , 2008, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[6]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[7]  Pieter Harpe,et al.  A 915MHz 120μW-RX/900μW-TX envelope-detection transceiver with 20dB in-band interference tolerance , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Guy Cathébras,et al.  Design of a Low Jitter Multi-Phase Realigned PLL in submicronic CMOS technology , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[9]  Roberto Nonis,et al.  A 1.4psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).