High Slew Rate High-efficiency Dc-dc Converter

.................................................................................................................................. iii ACKNOWLEDGMENTS ............................................................................................................. vi TABLE OF CONTENTS............................................................................................................. viii LIST OF FIGURES ....................................................................................................................... xi LIST OF TABLES....................................................................................................................... xix CHAPTER ONE: INTRODUCTION............................................................................................. 1 1.1 Background ........................................................................................................................... 1 1.2 Challenge in High Slew Rate VR ......................................................................................... 6 1.2.1 Voltage Spikes Estimation in High Slew Rate Load ..................................................... 7 1.2.2 Challenge in Voltage Regulator................................................................................... 12 1.3 Challenge in the High Slew Rate Isolated DC-DC Converter............................................ 16 1.4 Dissertation Outline ............................................................................................................ 20 CHAPTER TWO: REVIEW OF TECHNOLOGIES IN HIGH SLEW RATE VR..................... 25 2.1 Passive Methods to Reduce Voltage Spikes ....................................................................... 25 2.1.1 Combination of Different Types of Capacitors ........................................................... 26 2.1.2 Output Impedance Analysis of Intel Motherboard with SKT478................................ 29 2.1.3 Output Impedance Analysis of Intel Motherboard with LGA775 ............................... 31 2.1.4 Limitation of Passive Methods .................................................................................... 33 2.2 Existing Control Technologies for High Slew VR and Limitations ................................... 35 2.2.1 Control with Slow Feedback Loop .............................................................................. 39 2.2.2 Control with Fast Feedback Loop................................................................................ 40

[1]  I. Batarseh,et al.  VR Transient Improvement at High Slew Rate Load—Active Transient Voltage Compensator , 2007, IEEE Transactions on Power Electronics.

[2]  Fred C. Lee,et al.  Applying transformer concept to nonisolated voltage regulators significantly improves the efficiency and transient response , 2003, IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03..

[3]  Peng Xu,et al.  Critical inductance in voltage regulator modules , 2002 .

[4]  Milan M. Jovanovic,et al.  Design considerations for 12-V/1.5-V, 50-A voltage regulator modules , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[5]  F.C. Lee,et al.  An output impedance-based design of voltage regulator output capacitors for high slew-rate load current transients , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[6]  Milan M. Jovanovic,et al.  Design considerations for low-voltage on-board DC/DC modules for next generations of data processing circuits , 1995, Proceedings of 1995 International Conference on Power Electronics and Drive Systems. PEDS 95.

[7]  I. Batarseh,et al.  A novel control for two-stage DC/DC converter with fast dynamic response , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[8]  Wilson Eberle,et al.  A zero voltage switching asymmetrical half-bridge DC/DC converter with unbalanced secondary windings for improved bandwidth , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[9]  K. J. Fellhoelter,et al.  Circuit considerations for fast, sensitive, low-voltage loads in a distributed power system , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[10]  Chern-Lin Chen,et al.  Design optimization for asymmetrical half-bridge converters , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[11]  Fred C. Lee,et al.  Single shot transient suppressor (SSTS) for high current high slew rate microprocessor , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[12]  F. C. Lee,et al.  Voltage regulator module (VRM) transient modeling and analysis , 1999, Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370).

[13]  Issa Batarseh,et al.  A multiphase DC/DC converter with hysteretic voltage control and current sharing , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[14]  T. Ninomiya,et al.  Forward type DC-DC converter with LC clamp for steep load transitions , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[15]  J. Abu-Qahouq,et al.  Zero-voltage-switching half-bridge DC-DC converter with modified PWM control method , 2004, IEEE Transactions on Power Electronics.

[16]  R. B. Ridley,et al.  Secondary LC filter analysis and design techniques for current-mode-controlled converters , 1988 .

[17]  J. Abu-Qahouq,et al.  Multiphase voltage-mode hysteretic controlled DC-DC converter with novel current sharing , 2004, IEEE Transactions on Power Electronics.

[18]  S. Goodfellow,et al.  Designing power systems around processor specifications , 1997 .

[19]  I. Batarseh,et al.  Transient response improvement in isolated DC-DC converter with current injection circuit , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[20]  F. C. Lee,et al.  Design of high-input voltage regulator modules with a novel integrated magnetics , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[21]  S. Narendra,et al.  A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[22]  Zhaoming Qian,et al.  A novel high performance voltage regulator module , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[23]  S. Havanur.  Combining synchronous rectification and post regulation for multiple isolated outputs , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[24]  Fred C. Lee,et al.  Design considerations for VRM transient response based on the output impedance , 2003 .

[25]  Nathan O. Sokal,et al.  Near-Optimum Dynamic Regulation of DC-DC Converters Using Feed-Forward of Output Current and Input Voltage with Current-Mode Control , 1986, IEEE Transactions on Power Electronics.

[26]  M.L. Heldwein,et al.  A primary side clamping circuit applied to the ZVS-PWM asymmetrical half-bridge converter , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[27]  G. Levin,et al.  A new secondary side post regulator (SSPR) PWM controller for multiple output power supplies , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[28]  M. Pihlak.  Technology , 2006, Landscape Journal.

[29]  Wenkang Huang,et al.  A scalable multiphase buck converter with average current share bus , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[30]  Slobodan Cuk,et al.  A general unified approach to modelling switching-converter power stages , 1977 .

[31]  J. Lee,et al.  Megamp post regulators-practical design considerations to allow operation under extreme loading conditions , 1990 .

[32]  R. Miftakhutdinov,et al.  Analysis and optimization of synchronous buck converter at high slew-rate load current transients , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[33]  V. Meleshin,et al.  Small-signal modeling of soft-switched asymmetrical half-bridge DC/DC converter , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[34]  I. Batarseh,et al.  Active transient voltage compensator for VR transient improvement at high slew rate load , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[35]  Dan Chen,et al.  Magamp post regulators-practical design considerations to allow operation under extreme loading conditions , 1988, APEC '88 Third Annual IEEE Applied Power Electronics Conference and Exposition.

[36]  I. Batarseh,et al.  Mitigation of double pole-zero effect in the complementary control converter using a balancing winding network , 2004, INTELEC 2004. 26th Annual International Telecommunications Energy Conference.

[37]  S. Ben-Yaakov,et al.  Average models as tools for studying the dynamics of switch mode DC-DC converters , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[38]  T. Ninomiya,et al.  Improvement of transient response in high-current output DC-DC converters , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[39]  Antonio Testa,et al.  A new VRM topology for next generation microprocessors , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[40]  Peng Xu,et al.  A high efficiency topology for 12 V VRM-push-pull buck and its integrated magnetics implementations , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[41]  R. Redl,et al.  Optimizing the load transient response of the buck converter , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[42]  S. Luo,et al.  Design comparisons between primary-side control and secondary-side control using peak current mode controlled active clamp forward topology , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[43]  Javier Sebastian,et al.  Average current mode control of series-switching post-regulators used in power factor correctors , 2000 .

[44]  Ned Mohan,et al.  A novel full-bridge DC-DC converter for battery charging using secondary-side control combines soft switching over the full load range and low magnetics requirement , 2001 .

[45]  Jianhong Zeng,et al.  A novel DC/DC ZVS converter for battery input application , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[46]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[47]  W. Huang.  A new control for multi-phase buck converter with fast transient response , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[48]  S. Chickamenahalli,et al.  Microprocessor platform impedance characterization using VTT tools , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[49]  Milan M. Jovanovic,et al.  An improved full-bridge zero-voltage-switched PWM converter using a saturable inductor , 1993 .

[50]  R. Miftakhutdinov.  Optimal design of interleaved synchronous buck converter at high slew-rate load current transients , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[51]  B. Lehman,et al.  Control loop design for two-stage DC-DC converters with low voltage/high current output , 2005, IEEE Transactions on Power Electronics.

[52]  M. Pong,et al.  A low cost DC-DC stepping inductance voltage regulator with fast transient loading response , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[53]  S. A. Chickamenahalli,et al.  Effect of target impedance and control loop design on VRM stability , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[54]  C.R. Sullivan,et al.  Using coupled inductors to enhance transient performance of multi-phase buck converters , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[55]  L. H. Dixon,et al.  Average current mode control of switching power supplies , 1990 .

[56]  G. Hua,et al.  Design of high efficiency, low profile, low voltage converter with integrated magnetics , 1997, Proceedings of APEC 97 - Applied Power Electronics Conference.

[57]  T. Ninomiya,et al.  Multiphase voltage regulator module with current amplification and absorption technique , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[58]  A. Pietkiewicz,et al.  Coupled-inductor current-doubler topology in phase-shifted full-bridge DC-DC converter , 1998, INTELEC - Twentieth International Telecommunications Energy Conference (Cat. No.98CH36263).

[59]  I. Batarseh,et al.  Transient current compensation for low-voltage high-current voltage regulator modules , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[60]  F.C. Lee,et al.  A novel control method for multiphase voltage regulators , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[61]  Javier Sebastian,et al.  Very efficient two-input DC-to-DC switching post-regulators , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[62]  D. Adar,et al.  A unified behavioral average model of SEPIC converters with coupled inductors , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[63]  J. Sebastian,et al.  An overall study of the half-bridge complementary-control DC-to-DC converter , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[64]  F.C. Lee,et al.  Two-stage approach for 12 V VR , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[65]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[66]  A. Barrado,et al.  Theoretical study and implementation of a high dynamic performance, high efficiency and low voltage hybrid power supply , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[67]  Jose A. Cobos,et al.  Optimum control design of PWM-buck topologies to minimize output impedance , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[68]  Valery I. Meleshin,et al.  Modified asymmetrical ZVS half-bridge DC-DC converter , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[69]  P. Cooke.  Control loop interactions for secondary side post regulators , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[70]  Yu Meng,et al.  Tapped-inductor buck converters with a lossless clamp circuit , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[71]  A. Waizman,et al.  Resonant free power network design using extended adaptive voltage positioning (EAVP) methodology , 2001 .

[72]  Krishna Shenai,et al.  Small-signal analysis of a new asymmetrical half-bridge DC-DC converter , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[73]  J. Sebastian,et al.  A novel feedforward loop implementation for the half-bridge complementary-control converter , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[74]  I. Batarseh,et al.  Large signal compensation network design for VRM transient response improvement , 2005, 31st Annual Conference of IEEE Industrial Electronics Society, 2005. IECON 2005..

[75]  T. Zaitsu,et al.  Ultra high efficiency of 95% for DC/DC converter - considering theoretical limitation of efficiency , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[76]  R. Viswanath.  Thermal Performance Challenges from Silicon to Systems , 2000 .

[77]  D. M. Mitchell,et al.  Output impedance considerations for switching regulators with current-injected control , 1987, IEEE Power Electronics Specialists Conference.

[78]  Peng Xu,et al.  Design considerations for VRM transient response based on the output impedance , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).