Design and Implementation of a Fully Asynchronous SFQ Microprocessor: SCRAM2

A microprocessor test vehicle was developed for the investigation of asynchronous design methodology for rapid- single-flux-quantum (RSFQ) circuits. We have designed and implemented a fully asynchronous RSFQ microprocessor, named SCRAM2. The data-driven self-timing (DDST) architecture is used for the design of circuit blocks of the SCRAM2. In order to ensure the logical ordering between the circuit blocks, bit-serial handshaking was adopted. The performance of the handshaking system was enhanced based on the scalable-delay-insensitive (SDI) model. The SCRAM2 is an 8-bit bit-serial microprocessor with three-stage pipelining, with a basic microarchitecture similar to that of our previously designed synchronous microprocessor, CORE1alpha. The estimated average performance of the SCRAM2 is 577 MIPS using a logic simulation. We have implemented all circuit components using the SRL 2.5 kA/cm2 Nb process and confirmed their correct operation. Several operations of the SCRAM2 have been successfully confirmed.

[1]  Takashi Nanya,et al.  TITAC-2: an asynchronous 32-bit microprocessor based on scalable-delay-insensitive model , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[2]  H. Terai,et al.  A single flux quantum standard logic cell library , 2002 .

[3]  N. Yoshikawa,et al.  Advanced design approaches for SFQ logic circuits based on the binary decision diagram , 2005, IEEE Transactions on Applied Superconductivity.

[4]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[5]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[6]  Yoshiaki Takai,et al.  High-End Server Based on Complexity-Reduced Architecture for Superconductor Technology , 2002 .

[7]  S. Tahara,et al.  A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield , 1995, IEEE Transactions on Applied Superconductivity.

[8]  Nobuyuki Yoshikawa,et al.  riven S~~f-Timed RSFQ Digital Integrate , 1997 .

[9]  Nobuyuki Yoshikawa,et al.  Superconducting digital electronics , 2001, Proceedings of the IEEE.

[10]  A. Fujimaki,et al.  20 GHz operation of bit-serial handshaking systems using asynchronous SFQ logic circuits , 2005, IEEE Transactions on Applied Superconductivity.

[11]  Y. Yamanashi,et al.  A single-flux-quantum logic prototype microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  N. Yoshikawa,et al.  A new design approach for RSFQ logic circuits based on the binary decision diagram , 1999, IEEE Transactions on Applied Superconductivity.