Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code
暂无分享,去创建一个
[1] I. Reed,et al. Polynomial Codes Over Certain Finite Fields , 1960 .
[2] Chin-Long Chen. Error-Correcting Codes with Byte Error-Detection Capability , 1983, IEEE Transactions on Computers.
[3] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[4] J. Maiz,et al. Characterization of multi-bit soft error events in advanced SRAMs , 2003, IEEE International Electron Devices Meeting 2003.
[5] Michael Nicolaidis,et al. SEU-tolerant SRAM design based on current monitoring , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.
[6] Sudhakar M. Reddy. A Class of Linear Codes for Error Control in Byte-per-Card Organized Digital Systems , 1978, IEEE Transactions on Computers.
[7] D. C. Bossen. b-adjacent error correction , 1970 .
[8] Arthur J. Bernstein,et al. Single- and double-adjacent error-correcting codes for arithmetic units (Corresp.) , 1963, IEEE Trans. Inf. Theory.
[9] K. Kumagai,et al. Investigation of soft error rate including multi-bit upsets in advanced SRAM using neutron irradiation test and 3D mixed-mode device simulation , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[10] Bernard Elspas,et al. A note on p -nary adjacent-error-correcting codes , 1960, IRE Trans. Inf. Theory.
[11] Norman M. Abramson,et al. A class of systematic codes for non-independent errors , 1959, IRE Trans. Inf. Theory.
[12] Elwyn R. Berlekamp,et al. Algebraic coding theory , 1984, McGraw-Hill series in systems science.
[13] Y. Tosaka,et al. Geometric effect of multiple-bit soft errors induced by cosmic ray neutrons on DRAM's , 2000, IEEE Electron Device Letters.
[14] Chin-Long Chen,et al. Error-Correcting Codes with Byte Error-Detection Capability , 1983, IEEE Trans. Computers.
[15] Christos A. Papachristou,et al. Radiation induced single-word multiple-bit upsets correction in SRAM , 2005, 11th IEEE International On-Line Testing Symposium.
[16] M. Y. Hsiao,et al. A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .
[17] C. L. Chen. Symbol error correcting codes for memory applications , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.
[18] Richard W. Hamming,et al. Error detecting and error correcting codes , 1950 .
[19] J. Wolf. Adding two information symbols to certain nonbinary BCH codes and some applications , 1969 .
[20] Michael Nicolaidis,et al. Upset-tolerant CMOS SRAM using current monitoring: prototype and test experiments , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[21] Sumio Matsuda,et al. Analysis of single-ion multiple-bit upset in high-density DRAMs , 2000 .