DFM: linking design and manufacturing

Until the move to the 130nm node, yield was an issue only for product engineers and engineers on the production line. Design engineers did not need to think explicitly about yield, or understand the manufacturing process. Beginning at the 130nm node, yield has become more problematic, and the defect mechanisms that contribute to yield loss are very different. Where random defects used to be dominant, we now have defects due to lithographic issues, and pattern (or design) dependent issues. This paper explains how these latter defect mechanisms differ from random defects and how and why the design engineer needs to become involved to mitigate the problem. On the lithography topic, this paper briefly examines techniques such as OPC (optical proximity correction) and PSM (phase shift masking), and explain their design and yield impact. We also examine issues such as dummy metal fill for CMP, redundant via insertion, as ways to mitigate pattern dependent yield issues.

[1]  Keun-Ho Lee,et al.  Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[2]  Bryan S. Kasprowicz,et al.  A 90-nm design-rule patterning application using alt-PSM with KrF lithography for volume manufacturing at k1=0.27 , 2004, SPIE Advanced Lithography.

[3]  Robert Lugg,et al.  Enriching design intent for optimal OPC and RET , 2002, Photomask Japan.

[4]  M. Cote,et al.  How can design for manufacturing improve mask cost and yield? , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).

[5]  Wojciech Maly,et al.  Design for manufacturability in submicron domain , 1996, Proceedings of International Conference on Computer Aided Design.

[6]  Philippe Hurat,et al.  Layout printability optimization using a silicon simulation methodology , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[7]  Geert Vandenberghe,et al.  A 65-nm node SRAM solution using alt-PSM with ArF lithography , 2004, SPIE Advanced Lithography.

[8]  Anthony J. Walton,et al.  Integration of DFM techniques and design automation , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[9]  Robert Lugg,et al.  An Effective Distributed Architecture for OPC & RET Applications , 2002, Photomask Technology.