RTL formal verification of embedded processors

Presents a technique for formal verification of processors. The verification process is performed at the RTL level of implementation, which has the advantage of being synthesizable by a synthesis tool. Cadence SMV is used as the verification tool. It employs the symbolic model checking technique. A stepwise verification method is proposed where the details of design are increased in each step. This method facilitates the error finding process. The proposed technique can reduce the complexity of the verification process and enables it to be completed in a reasonable time. The technique is illustrated on a simple processor used in an embedded Web server. The design is verified successfully.

[1]  Ranjit Jhala,et al.  Microarchitecture Verification by Compositional Model Checking , 2001, CAV.

[2]  Paliath Narendran,et al.  Formal Verification of the , 1988 .

[3]  E.M. Clarke,et al.  Verifying IP-core based system-on-chip designs , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[4]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[5]  Hoon Choi,et al.  Model checking of S3C2400X industrial embedded SOC product , 2001, DAC '01.

[6]  Ganesh Gopalakrishnan,et al.  Proof of Correctness of a Processor with Reorder Buffer Using the Completion Functions Approach , 1999, CAV 1999.

[7]  Amit Goel,et al.  Formal verification of an IBM CoreConnect processor local bus arbiter core , 2000, DAC.

[8]  Phillip J. Windley.  Formal Modeling and Verification of Microprocessors , 1995, IEEE Trans. Computers.

[9]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[10]  Andreas Kuehlmann,et al.  Formal verification of a PowerPC microprocessor , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[11]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[12]  Sofiène Tahar,et al.  Practical approaches to the verification of a telecom megacell using FormalCheck , 2001, GLSVLSI '01.

[13]  Sofiène Tahar,et al.  Modeling and verification of embedded systems using Cadence SMV , 2000, 2000 Canadian Conference on Electrical and Computer Engineering. Conference Proceedings. Navigating to a New Era (Cat. No.00TH8492).

[14]  Armin Biere,et al.  Verifiying Safety Properties of a Power PC Microprocessor Using Symbolic Model Checking without BDDs , 1999, CAV.

[15]  R. BurchJ.,et al.  Symbolic model checking , 1992 .

[16]  Jerry R. Burch.  Techniques for verifying superscalar microprocessors , 1996, DAC '96.

[17]  Kenneth L. McMillan,et al.  Symbolic model checking , 1992 .

[18]  Mandayam K. Srivas,et al.  Formal verification of the AAMP5 microprocessor: a case study in the industrial use of formal methods , 1995, Proceedings of 1995 IEEE Workshop on Industrial-Strength Formal Specification Techniques.

[19]  Peter A. Beerel,et al.  RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking , 1997, Integr..