OPASYN: a compiler for CMOS operational amplifiers

A silicon compilation system for CMOS operational amplifiers (OPASYN) is discussed. The synthesis system takes as inputs system-level specifications, fabrication-dependent technology parameters, and geometric layout rules. It produces a design-rule-correct compact layout of an optimized operational amplifier. The synthesis proceeds in three stages: (1) heuristic selection of a suitable circuit topology; (2) parametric circuit optimization based on analytic models; and (3) mask geometry construction using a macro cell layout style. The synthesis process is fast enough for the program to be used interactively at the system design level by system designers who are inexperienced in operational amplifier design. >

[1]  Ernst G. Ulrich,et al.  Clustering and linear placement , 1972, DAC '72.

[2]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[3]  A.L. Sangiovanni-Vincentelli,et al.  A survey of optimization techniques for integrated-circuit design , 1981, Proceedings of the IEEE.

[4]  C.T. Chuang.  Analysis of the settling behavior of an operational amplifier , 1982, IEEE Journal of Solid-State Circuits.

[5]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[6]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[7]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[8]  Larry J. Stockmeyer,et al.  Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..

[9]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[10]  J. L. Pennock.  Bipolar and MOS analog integrated circuit design , 1984 .

[11]  J.E. Schroeder,et al.  Analog CMOS Building Blocks for Custom and Semicustom Applications , 1984, IEEE Journal of Solid-State Circuits.

[12]  W. Sansen,et al.  A synthesis program for operation amplifiers , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Ivan Bratko,et al.  Prolog Programming for Artificial Intelligence , 1986 .

[14]  David Harrison,et al.  Data management and graphics editing in the berkeley design environment , 1986 .

[15]  Alberto Sangiovanni-Vincentelli,et al.  Mighty: a rip-up and reroute detailed router , 1986 .

[16]  André L. Tits,et al.  An application-oriented, optimization-based methodology for interactive design of engineering systems† , 1986 .

[17]  P.R. Gray.  Analog IC's in the submicron era: Trends and perspectives , 1987, 1987 International Electron Devices Meeting.

[18]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[19]  Rob A. Rutenbar,et al.  A Prototype Framework for Knowledge-Based Analog Circuit Synthesis , 1987, DAC 1987.

[20]  Alberto L. Sangiovanni-Vincentelli,et al.  ECSTASY: a new environment for IC design optimization , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[21]  Rob A. Rutenbar,et al.  Automatic layout of custom analog cells in ANAGRAM , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[22]  Carlo H. Séquin,et al.  Automatic layout generation for CMOS operational amplifiers , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[23]  M.G.R. Degrauwe,et al.  A symbolic analysis tool for analog circuit design automation , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[24]  E. Berkcan,et al.  Analog compilation based on successive decompositions , 1988, DAC '88.

[25]  Malcolm R. Haskard,et al.  Analog VLSI design - nMOS and CMOS , 1988, Prentice Hall Silicon systems engineering series.