Higher-order DWA in bandpass delta-sigma modulators and its implementation

This paper proposes a simple implementation of a higher-order data weighted averaging algorithm to spectrally shape mismatch errors of a multi-bit D/A converter in a bandpass (BP) delta-sigma modulator. The proposed implementation avoids the need for a complex and slow sorting function that is usually associated with a higher-order DWA algorithm. An algorithm based on updating two pointers is used, similar as the widely used first-order DWA algorithm. The implementation is based on a pulse density modulated DAC that is clocked at a 3x higher rate compared to the delta-sigma modulator clock to accurately implement the 1x and 3x weight factors that are required by the algorithm. The implementation can also be used in a generalized bandpass DWA algorithm that can be easily adjusted to tune the noise-shaping characteristic to different center frequencies.

[1]  Terri S. Fiez,et al.  Improved /spl Delta//spl Sigma/ DAC linearity using data weighted averaging , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[2]  M. Vadipour Techniques for preventing tonal behavior of data weighted averaging algorithm in /spl Sigma/-/spl Delta/ modulators , 2000 .

[3]  Kofi A. A. Makinwa,et al.  A multi-bit cascaded sigma-delta modulator with an oversampled single-bit DAC , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[4]  Robert Henderson,et al.  Dynamic element matching techniques with arbitrary noise shaping function , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[5]  Ian Galton,et al.  An analysis of the partial randomization dynamic element matching technique , 1998 .

[6]  Akira Yasuda,et al.  A fourth-order bandpass /spl Delta/-/spl Sigma/ modulator using second-order bandpass noise-shaping dynamic element matching , 2002 .

[7]  T. Itakura,et al.  A fourth-order bandpass Δ-Σ modulator using second-order bandpass noise-shaping dynamic element matching , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[8]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[9]  T.S. Fiez,et al.  A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging , 2000, IEEE Journal of Solid-State Circuits.

[10]  Ian Galton,et al.  Simplified logic for first-order and second-order mismatch-shaping digital-to-analog converters , 2001 .

[11]  Terri S. Fiez,et al.  Improved Delta-Sigma DAC Linearity Using Data Weighted Averaging. , 1995 .

[12]  Kenneth W. Martin,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ modulators using pseudo data-weighted averaging , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[13]  Kenneth W. Martin,et al.  Linearity enhancement of multibit Delta-Sigma modulators using pseudo data-weighted averaging. , 2002 .