Digital Device Error Rate Trends in Advanced CMOS Technologies

In this paper, data are presented from test chips in four technology nodes. With this data, the trends in single event effects as feature sizes shrink are studied. Some of the trends discussed include upset thresholds, shrinking cross sections, multiple bit upsets, and per bit error rate trends. Also included in this paper is some of the first ever heavy ion data from a 65 nm CMOS technology. With data from the 250 nm, 180 nm, 90 nm, and 65 nm technology nodes, the past, present, and future of what the radiation effects community has dealt with and will be dealing with when it comes to single event effects is presented

[1]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[2]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[3]  M. Baze,et al.  Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[4]  R. Reed,et al.  A comparative study of heavy-ion and proton-induced bit-error sensitivity and complex burst-error modes in commercially available high-speed SiGe BiCMOS , 2004, IEEE Transactions on Nuclear Science.

[5]  P. Dodd,et al.  Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.

[6]  M.J. Gadlage,et al.  Comparison of heavy ion and proton induced combinatorial and sequential logic error rates in a deep submicron process , 2005, IEEE Transactions on Nuclear Science.

[7]  Lloyd W. Massengill,et al.  Impact of scaling on soft-error rates in commercial microprocessors , 2002 .

[8]  K. Avery,et al.  Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.

[9]  P. Eaton,et al.  Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes , 2005, IEEE Transactions on Nuclear Science.

[10]  M. Shea,et al.  CREME96: A Revision of the Cosmic Ray Effects on Micro-Electronics Code , 1997 .

[11]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[12]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.