Object Oriented Design of a Simulator for Large BP Neural Networks

In this paper we describe the implementation of the backpropagation algorithm by means of an object oriented library (ARCH). The use of this library relieves the user from the details of a specific parallel programming machines and at the same time allows a greater portability of the generated code.

[1]  Senén Barro,et al.  Artificial neural networks implementation on vectorial supercomputers , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[2]  Gérard Dreyfus,et al.  Performance analysis of a pipelined backpropagation parallel algorithm , 1993, IEEE Trans. Neural Networks.

[3]  Martin Fodslette Møller,et al.  Supervised Learning On Large Redundant Training Sets , 1993, Int. J. Neural Syst..

[4]  D. Hammerstrom,et al.  Distributing back propagation networks over the Intel iPSC/860 hypercube , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[5]  Marc A. Viredaz,et al.  MANTRA I: An SIMD Processor Array for Neural Computation , 1993 .

[6]  Jeff A. Bilmes,et al.  The Ring Array Processor: A Multiprocessing Peripheral for Connection Applications , 1992, J. Parallel Distributed Comput..

[7]  John Wawrzynek,et al.  The design of a neuro-microprocessor , 1993, IEEE Trans. Neural Networks.

[8]  R. W. Means,et al.  Extensible linear floating point SIMD neurocomputer array processor , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[9]  John Wawrzynek,et al.  SPERT: a VLIW/SIMD microprocessor for artificial neural network computations , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[10]  Jill P. Mesirov,et al.  An Efficient Implementation of the Back-propagation Algorithm on the Connection Machine CM-2 , 1989, NIPS.

[11]  Jack Dongarra,et al.  A linear algebra library for high-performance computers , 1989 .

[12]  Anton Gunzinger,et al.  High Performance Neural Net Simulation on a Multiprocessor System with Intelligent Communication , 1993, NIPS.

[13]  Brian Kingsbury,et al.  CNS-1 Architecture Specification , 1993 .

[14]  S. Tomboulian,et al.  Neural Network Simulation on the MasPar MP-1 Massively Parallel Processor , 1990 .

[15]  Alexander Singer.  Exploiting the Inherent Parallelism of Artificial Neural Networks to Achieve 1300 Million Interconnects per Second , 1990 .

[16]  Xiao Liu,et al.  Benchmarking of the CM-5 and the Cray machines with a very large backpropagation neural network , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[17]  Terrence J. Sejnowski,et al.  Parallel Networks that Learn to Pronounce English Text , 1987, Complex Syst..

[18]  U. A. Muller.  A high performance neural net simulation environment , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[19]  Ulrich Ramacher,et al.  SYNAPSE - A Neurocomputer that Synthesizes Neural Algorithms on a Parallel Systolic Engine , 1992, J. Parallel Distributed Comput..

[20]  Bernard Faure,et al.  Implementation of Back-Propagation on a VLSI Asynchronous Cellular Architecture , 1990 .

[21]  Davide Anguita,et al.  An efficient implementation of BP on RISC-based workstations , 1994, Neurocomputing.