A Reconfigurable 10-to-12-b 80-to-20-MS/s Bandwidth Scalable SAR ADC

An asynchronous successive approximation register analog-to-digital converter (ADC) for wideband multi-standard systems is presented. The ADC can be configured as an 80-MS/s 10-b, 40-MS/s 11-b, or 20-MS/s 12-b converter. Time-interleaved technique is applied to expand sampling bandwidth exponentially while resolution scales down. The channel mismatches are cancelled by the digital calibration technique. The bulk-biasing technique is used in the sampling switch to reduce the influence of the charge injection caused by the top-plate sampling. In addition, the configurable asynchronous processing is employed to extend the flexibility of speed and resolution tradeoff. Moreover, the two-step digital-to-analog converter (DAC) switching method is proposed to reduce the switching energy of the DAC. Prototyped in 180-nm CMOS process, the ADC achieves the 56.7-/61.2-/64.6-dB signal-to-noise and distortion ratio (SNDR) and 72.3-/74.8-/75.5-dB spurious-free dynamic range (SFDR) at 80-/40-/20-MHz sampling frequency with the power consumption of 2.61/2.05/1.77 mW.

[1]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Anantha Chandrakasan,et al.  A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications , 2013, IEEE Journal of Solid-State Circuits.

[3]  Anantha P. Chandrakasan,et al.  11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  Michael P. Flynn,et al.  A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC , 2015, IEEE Journal of Solid-State Circuits.

[5]  Jae-Won Nam,et al.  An Embedded Passive Gain Technique for Asynchronous SAR ADC Achieving 10.2 ENOB 1.36-mW at 95-MS/s in 65 nm CMOS , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Peng Zhang,et al.  An 8 Bit 4 GS/s 120 mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[7]  Soon-Jyh Chang,et al.  10-bit 30-MS/s SAR ADC Using a Switchback Switching Method , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Michael M. Miyamoto,et al.  An 80/100MS/s 76.3/70.1dB SNDR /spl Delta//spl Sigma/ ADC for Digital TV Receivers , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Hsin-Shu Chen,et al.  11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[10]  Jan Craninckx,et al.  A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range , 2014, IEEE Journal of Solid-State Circuits.

[11]  Wan Kim,et al.  A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC , 2016, IEEE Journal of Solid-State Circuits.

[12]  Luca Benini,et al.  A Reconfigurable 5-to-14 bit SAR ADC for Battery-Powered Medical Instrumentation , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[14]  Yan Zhang,et al.  A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step , 2012, 2012 IEEE International Solid-State Circuits Conference.

[15]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[16]  Mohammad Yavari,et al.  Energy-efficient high-accuracy switching method for SAR ADCs , 2014 .

[17]  Jorge R. Fernandes,et al.  A SAR ADC With a MOSCAP-DAC , 2016, IEEE Journal of Solid-State Circuits.

[18]  E. Sanchez-Sinencio,et al.  A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/Bluetooth receiver , 2006, IEEE Journal of Solid-State Circuits.

[19]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[20]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[21]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.

[22]  Kari Halonen,et al.  Circuit Techniques for Low-Voltage and High-Speed A/D Converters , 2002 .