Revisiting the Cache Effect on Multicore Multithreaded Network Processors
暂无分享,去创建一个
Zhen Liu | Bin Liu | Laxmi N. Bhuyan | Xiaojun Wang | Jia Yu
[1] Laxmi N. Bhuyan,et al. NePSim: a network processor simulator with a power evaluation framework , 2004, IEEE Micro.
[2] Mukesh Singhal,et al. A novel cache architecture to support layer-four packet classification at memory access speeds , 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064).
[3] Harrick M. Vin,et al. Managing memory access latency in packet processing , 2005, SIGMETRICS '05.
[4] R. Govindarajan,et al. A heterogeneously segmented cache architecture for a packet forwarding engine , 2005, ICS '05.
[5] Patrick Crowley,et al. Network Processor Design: Issues and Practices , 2002 .
[6] Raj Yavatkar,et al. A highly flexible, distributed multiprocessor architecture for network processing , 2003, Comput. Networks.
[7] Tzi-cker Chiueh,et al. Cache Memory Design for Internet Processors , 2000, IEEE Micro.