A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic
暂无分享,去创建一个
Chi-Ying Tsui | Hui Shao | C. Tsui | Hui Shao
[1] K. Tanaka,et al. Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).
[2] Anantha Chandrakasan,et al. An Energy Efficient Sub-Threshold Baseband Processor Architecture for Pulsed Ultra-Wideband Communications , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.
[3] A. Chandrakasan,et al. A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.
[4] Kaushik Roy,et al. Robust Level Converter Design for Sub-threshold Logic , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.
[5] A. Wang,et al. Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.
[6] Mark Horowitz,et al. Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.
[7] Rong Ge,et al. Performance-constrained Distributed DVS Scheduling for Scientific Applications on Power-aware Clusters , 2005, ACM/IEEE SC 2005 Conference (SC'05).