The Florida Hardware Design Language

The Florida Hardware Design Language (FHDL), an expandable language that provides a uniform method for specifying all portions of an integrated circuit's design, is discussed. FHDL was designed to support the development and testing of wafer-scale integrated circuits, especially at the functional level, but can be used to design other integrated circuits at many levels. FHDL is not just a design language, but a framework for developing a wide range of computer-aided design tools. The syntactic structure, extensibility, and automatic layout are discussed.<<ETX>>

[1]  Peter M. Maurer,et al.  HDL driven chip layout within the FHDL design framework , 1990, IEEE Proceedings on Southeastcon.

[2]  A. Sangiovanni-Vincentelli,et al.  The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.

[3]  Zhicheng Wang,et al.  Techniques for unit-delay compiled simulation , 1991, DAC '90.

[4]  Peter M. Maurer,et al.  Development of schematic capture support for FHDL , 1990, IEEE Proceedings on Southeastcon.

[5]  Randal E. Bryant,et al.  COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.

[6]  P.M. Maurer.  Design verification of the WE 32106 math accelerator unit , 1988, IEEE Design & Test of Computers.

[7]  Walter S. Scott,et al.  The Magic VLSI Layout System , 1985 .

[8]  Zhicheng Wang,et al.  Scheduling High-Level Blocks for Functional Simulation , 1989, 26th ACM/IEEE Design Automation Conference.

[9]  John J. Zasio,et al.  SSIM: A Software Levelized Compiled-Code Simulator , 1987, 24th ACM/IEEE Design Automation Conference.