FFT Radix-2 and Radix-4 FPGA Acceleration Techniques Using HLS and HDL for Digital Communication Systems

Fast Fourier Transform (FFT) is generally implemented on reconfigurable hardware in several signal processing or digital communication applications. It can be considered the most time and resource consuming operations due to the need of complex operations. The main of this manuscript is to investigate the contribution of High Level Synthesis (HLS) techniques on the implementation of real time FFT algorithms using field programmable gate arrays (FPGAs). In particular, this study focuses on communication systems incorporating filter-based-multicarrier modulations (FBMC), a promising candidate for the 5G technology. In order to evaluate the contribution of HLS, we implemented and tested various combinations such as: 8 and 16 points radix-2 and radix-4 FFT using finite precision, HLS tools and HDL while prompting parallelization, pipelining and hardware reuse architectures.

[1]  Burton R. Saltzberg,et al.  Multi-Carrier Digital Communications: Theory and Applications of Ofdm , 1999 .

[2]  Yu Ting Chen,et al.  A Survey and Evaluation of FPGA High-Level Synthesis Tools , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Abbes Amira,et al.  An efficient MIMO-OFDM radix-2 Single-Path Delay Feedback FFT implementation on FPGA , 2015, 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[4]  Aswathy K. Nair,et al.  Fast computation of FFT in OFDM system , 2017, 2017 IEEE International Conference on Circuits and Systems (ICCS).

[5]  Jaeseok Kim,et al.  Low complexity pipeline FFT processor for MIMO-OFDM systems , 2007, IEICE Electron. Express.

[6]  Amer Baghdadi,et al.  Hardware prototyping of FBMC/OQAM baseband for 5G mobile communication systems , 2014, RSP 2014.

[7]  Eduardo A. C. da Costa,et al.  Design of optimized radix-2 and radix-4 butterflies from FFT with decimation in time , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[8]  Sau-Gee Chen,et al.  Design of an efficient variable-length FFT processor , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Loïc Lagadec,et al.  A cost-effective approach for efficient time-sharing of reconfigurable architectures , 2017, 2017 International Conference on FPGA Reconfiguration for General-Purpose Computing (FPGA4GPC).

[10]  Mario Garrido.  A New Representation of FFT Algorithms Using Triangular Matrices , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  He Chen,et al.  An Implementation of FFT Processor , 2013 .

[12]  Mateus Beck Fonseca,et al.  Exploiting addition schemes for the improvement of optimized radix-2 and radix-4 fft butterflies , 2017, 2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS).

[13]  Nitin Chandrachoodan,et al.  FFT/IFFT implementation using Vivado™ HLS , 2016, 2016 20th International Symposium on VLSI Design and Test (VDAT).