Sub-picosecond jitter resolution wide range digital delay line for SoC integration

A novel three-stage architecture programmable digital delay line (DDL) with a picosecond resolution, 1μs range, and sub-picosecond jitter performance is proposed. Through circuit simulation, a dynamic range of 1μs is obtained in the first stage using 10-bit counters operating at a frequency of 1 GHz. The second stage further refines the delay to 23ps using a tapped inverter chain architecture. Finally, the third stage constructed using a DLL with NAND gate based delay elements further refines the delay step to 1ps resolution with a 0.1ps RMS jitter performance. The proposed digital delay line is designed using a standard 0.13μm Silterra CMOS technology.

[1]  D. Murakami,et al.  A digitally programmable delay line and duty cycle controller with picosecond resolution , 1991, Proceedings of the 1991 Bipolar Circuits and Technology Meeting.

[2]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[3]  Pietro Andreani,et al.  A Digitally Controlled Shunt Capacitor CMOS Delay Line , 1999 .

[4]  Satoshi Eto,et al.  A 333 MHz, 20 mW, 18 ps resolution digital DLL using current-controlled delay with parallel variable resistor DAC (PVR-DAC) , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[5]  K. Różyc,et al.  A simple, precise, and low jitter delay/gate generator , 2003 .

[6]  Manoj Sachdev,et al.  A digitally programmable delay element: design and analysis , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[7]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[8]  Siliang Wu,et al.  Large Dynamic Range Accurate Digitally Programmable Delay Line with 250-ps Resolution , 2006, 2006 8th international Conference on Signal Processing.

[9]  Gordon Russell,et al.  Built-in time measurement circuits - a comparative design study , 2007, IET Comput. Digit. Tech..

[10]  G. Cafaro,et al.  A Self-Calibrating Sub-Picosecond Resolution Digital-to-Time Converter , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[11]  Akihide Wada,et al.  Optical delay line for high time resolution measurement: W-type delay line. , 2008, The Review of scientific instruments.

[12]  Salvatore Levantino,et al.  An all-digital architecture for low-jitter regulated delay lines , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[13]  Sang-Sun Yoo,et al.  A fully digital polar transmitter using a digital-to-time converter for high data rate system , 2009, 2009 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[14]  Thucydides Xanthopoulos.  Digital Delay Lock Techniques , 2009 .

[15]  Mariusz Suchenek.  Picosecond resolution programmable delay line , 2009 .

[16]  Juha Kostamovaara,et al.  A 12-bit digital-to-time converter (DTC) for time-to-digital converter (TDC) and other time domain signal processing applications , 2010, NORCHIP 2010.

[17]  L. O'Faolain,et al.  Tunable Delay Lines in Silicon Photonics: Coupled Resonators and Photonic Crystals, a Comparison , 2010, IEEE Photonics Journal.

[18]  Poki Chen,et al.  FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Wei-Bin Yang,et al.  An all-digital DLL with dual-loop control for multiphase clock generator , 2011, 2011 International Symposium on Integrated Circuits.

[20]  Horst Zimmermann,et al.  Analogously tunable delay line for on-chip measurements with sub-picosecond resolution in 90 nm CMOS , 2012 .

[21]  E. Charbon,et al.  SPAD-based Sensors , 2013 .