A Compact SPDT Switch in 0.18um CMOS Process With High Linearity and Low Insertion Loss
暂无分享,去创建一个
[1] N. Suematsu,et al. 21.5-dBm power-handling 5-GHz transmit/receive CMOS switch realized by voltage division effect of stacked transistor configuration with depletion-layer-extended transistors (DETs) , 2004, IEEE Journal of Solid-State Circuits.
[2] Qiang Li,et al. CMOS T/R Switch Design: Towards Ultra-Wideband and Higher Frequency , 2007, IEEE Journal of Solid-State Circuits.
[3] J.D. Cressler,et al. Design and Layout Techniques for the Optimization of nMOS SPDT Series-Shunt Switches in a 130nm SiGe BiCMOS Technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.
[4] R. Tayrani,et al. Broad-band SiGe MMICs for phased-array radar applications , 2003 .
[5] K.K. O,et al. 5.8-GHz CMOS T/R switches with high and low substrate resistances in a 0.18-μm CMOS process , 2003, IEEE Microwave and Wireless Components Letters.
[6] David J. Allstot,et al. Design considerations for a 10 GHz CMOS transmit-receive switch , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[7] G. Sakamoto,et al. A SiGe MMIC 6-bit PIN diode phase shifter , 2002, IEEE Microwave and Wireless Components Letters.
[8] S.S. Wong,et al. Integrated CMOS transmit-receive switch using LC-tuned substrate bias for 2.4-GHz and 5.2-GHz applications , 2004, IEEE Journal of Solid-State Circuits.
[9] Zuo-Min Tsai,et al. Design and analysis for a miniature CMOS SPDT switch using body-floating technique to improve power performance , 2006, IEEE Transactions on Microwave Theory and Techniques.