Effect of rapid thermal annealing on radiation hardening of MOS devices
暂无分享,去创建一个
[1] Daniel Mathiot,et al. Links between oxide, interface, and border traps in high‐temperature annealed Si/SiO2 systems , 1994 .
[2] R. Kakoschek,et al. Simulation of Temperature Effects during Rapid Thermal Processing , 1989 .
[3] Chu Ax,et al. Theory of oxide defects near the Si-SiO2 interface. , 1990 .
[4] William L. Warren,et al. Oxygen gettering and oxide degradation during annealing of Si/SiO2/Si structures , 1995 .
[5] Daniel M. Fleetwood,et al. Effects of device scaling and geometry on MOS radiation hardness assurance , 1993 .
[6] H. A. Lord. Thermal and stress analysis of semiconductor wafers in a rapid thermal processing oven , 1988 .
[7] M. Dentan,et al. Radiation effects on SOI analog devices parameters , 1994 .
[8] K. Aubuchon,et al. Radiation Hardening of P-MOS Devices by Optimization of the Thermal Si02 Gate Insulator , 1971 .
[9] P. S. Winokur,et al. Optimizing and Controlling the Radiation Hardness of a Si-Gate CMOS Process , 1985, IEEE Transactions on Nuclear Science.
[10] E. P. EerNisse,et al. Viscous Shear Flow Model for MOS Device Radiation Sensitivity , 1976, IEEE Transactions on Nuclear Science.
[11] B. L. Gregory,et al. Process technology for radiation-hardened CMOS integrated circuits , 1976 .
[12] Daniel M. Fleetwood,et al. Effect of post-oxidation anneal temperature on radiation-induced charge trapping in metal-oxide-semiconductor devices , 1988 .
[13] R. V. Jones,et al. Temperature effects on the radiation response of MOS devices , 1988 .