A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells

An advantage of an RLD (reconfigurable logic device) such as an FPGA (field programmable gate array) is that it can be customized after being manufactured. Due to the aggressive technology scaling, device density is increasing, and it has become a serious problem in power consumption accordingly. In SoC of embedded systems, power gating is one of the major power reduction techniques. However, it is difficult to adopt SRAM-based RLDs because of the high overhead and SRAM being volatile. In this paper, we describe a TEG (test element group) chip of a reconfigurable logic based FeRAM (ferroelectric random access memory) technology. FeRAM brings reconfigurable logic devices the advantage of being a genuine power gater. The chip employs island-style routing architecture and uses a variable grain logic cell as a logic block. A NV-FF (non-volatile flip-flop), which contains FeRAM, a FF, and power-gating control circuits, is used as both configuration memories and FFs in a logic block. The NV-FF can transmit data between FeRAM and FF automatically when a power source is turned off/on. Thus chip-level power gating is possible. The hibernate/restore time is less than 1ms. The chip has 18 × 18 logic blocks and an area of 54.76mm2.

[1]  T. Meng,et al.  Multi-mode and multi-level technologies for FeRAM embedded reconfigurable hardware , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  Masahiro Iida,et al.  A Variable Grain Logic Cell Architecture for Reconfigurable Logic Cores , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[3]  A. El Gamal,et al.  Architecture of field-programmable gate arrays , 1993, Proc. IEEE.

[4]  Masahiro Koga,et al.  An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture , 2008, Int. J. Reconfigurable Comput..

[5]  T. Hanyu,et al.  Complementary ferroelectric-capacitor logic for low-power logic-in-memory VLSI , 2003, IEEE Journal of Solid-State Circuits.

[6]  G.H. Koh,et al.  Future memory technology including emerging new memories , 2004, 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716).

[7]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[8]  S. Kawashima,et al.  Ferroelectric memory based secure dynamically programmable gate array , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[9]  Guy Lemieux,et al.  Design of interconnection networks for programmable logic , 2003 .

[10]  Masahiro Iida,et al.  An Embedded Reconfigurable Logic Core based on Variable Grain Logic Cell Architecture , 2007, 2007 International Conference on Field-Programmable Technology.

[11]  Steven Trimberger,et al.  A 90-nm Low-Power FPGA for Battery-Powered Applications , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Songjie Xu,et al.  Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[13]  Masahiro Iida,et al.  COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization , 2010, 2010 International Conference on Field Programmable Logic and Applications.