Quasi-2-Dimensional Compact Resistor Model for the Drift Region in High-Voltage LDMOS Devices

High-voltage (HV) metal-oxide-semiconductor field-effect transistors (MOSFETs) of the laterally diffused metal-oxide-semiconductor (LDMOS) type enable applications over a wide range of bias voltages by optimizing the combined structure of MOSFET and drift region at its drain side. We report a physically accurate compact resistor model of the LDMOS drift region, adapted to the special requirements of the combined structure with a MOSFET. In particular, the reported resistor model captures the effects of the 2-D current flow in the drift region with its complicated bias dependence. The resistor model considers two device-structure-dependent potentials, namely, the internal node potential within the highly resistive drift region and the potential underneath the gate overlap region. The consistent potential-based description over the complete LDMOS device is the key modeling technology for enabling the accurate reproduction of the bias-dependent 2-D current flow and the resulting I-V characteristics for a wide range of structure variations with a small number of only six fitting parameters. The reported quasi-2-D resistor model is implemented in the second-generation Hiroshima-university STARC IGFET Model-High Voltage (HiSIM-HV) compact models for HV MOSFETs and is expected to be useful for both, optimization of LDMOS circuits and devices.

[1]  A.C.T. Aarts,et al.  Compact modeling of high-voltage LDMOS devices including quasi-saturation , 2006, IEEE Transactions on Electron Devices.

[2]  A. Wood,et al.  High performance silicon LDMOS technology for 2 GHz RF power amplifier applications , 1996, International Electron Devices Meeting. Technical Digest.

[3]  R. van Langevelde,et al.  High-voltage LDMOS compact model for RF applications , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4]  R. van Langevelde,et al.  A surface-potential-based high-voltage compact LDMOS transistor model , 2005, IEEE Transactions on Electron Devices.

[5]  M. Miura-Mattausch,et al.  Modeling of 2D bias control in overlap region of high-voltage MOSFETs for accurate device/circuit performance prediction , 2010, 2010 International Conference on Simulation of Semiconductor Processes and Devices.

[6]  U Feldmann,et al.  HiSIM-HV: A Compact Model for Simulation of High-Voltage MOSFET Circuits , 2010, IEEE Transactions on Electron Devices.

[7]  C. C. McAndrew,et al.  A Physically-Based Compact Model for LDMOS Transistors , 1998 .

[8]  C. C. McAndrew,et al.  A 3-terminal model for diffused and ion-implanted resistors , 1997 .

[9]  Krishna Shenai,et al.  Modeling and characterization of an 80 V silicon LDMOSFET for emerging RFIC applications , 1998 .

[10]  Dominique Savignac,et al.  Unified complete MOSFET model for analysis of digital and analog circuits , 1994, ICCAD '94.

[11]  K. Shenai,et al.  Optimally scaled low-voltage vertical power MOSFETs for high-frequency power conversion , 1990 .

[12]  Costin Anghel,et al.  HIGH VOLTAGE DEVICES FOR STANDARD MOS TECHNOLOGIES - CHARACTERISATION AND MODELLING , 2004 .

[13]  Adrian M. Ionescu,et al.  Scalable general high voltage MOSFET model including quasi-saturation and self-heating effects , 2006 .

[14]  Hans Jurgen Mattausch,et al.  Laterally Diffused Metal Oxide Semiconductor Model for Device and Circuit Optimization , 2008 .

[15]  H.J. Mattausch,et al.  HiSIM2: Advanced MOSFET Model Valid for RF Circuit Simulation , 2006, IEEE Transactions on Electron Devices.

[16]  Hans Jürgen Mattausch,et al.  The Physics and Modeling of Mosfets - Surface-Potential Model HiSIM , 2008, International Series on Advances in Solid State Electronics and Technology.