Asynchronous Bit-stream Compression (ABC)

Asynchronous signaling is used for high-speed data communication in large Systems-on-Chip in. The bandwidth limitations of serial link dictate a need for real-time compression techniques. In this paper we propose a new technique of Asynchronous Bit-stream Compression (ABC), based on Level Encoded Dual-Rail protocol. The ABC method is based on transitions added to LEDR protocol which allow simple identification of the compression code and ease its separate treatment in the receiver. This compression allows a significant saving in the transmission time and power without losing data. The concept of ABC is described in this paper together with the proposed architecture of its hardware components. Simulations results are presented for several data patterns with various differentiation rates. Application of ABC results in reduction of transmission time by 9% to 54% depending on type of source data.

[1]  Hannu Tenhunen,et al.  Power efficient inter-module communication for digit-serial DSP architectures in deep-submicron technology , 2001, Proceedings 31st IEEE International Symposium on Multiple-Valued Logic.

[2]  Bashir M. Al-Hashimi,et al.  Improved data compression for serial interconnected network on chip through unused significant bit removal , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[3]  J. Nurmi,et al.  II-281 ECCTD ’ 01-European Conference on Circuit Theory and Design , August 28-31 , 2001 , Espoo , Finland Interconnect IP for Gigascale System-on-Chip , 2001 .

[4]  A. Kolodny,et al.  Comparative analysis of serial vs parallel links in NoC , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[5]  Hannu Tenhunen,et al.  High-speed serial communication with error correction using 0.25 /spl mu/m CMOS technology , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  David L. Dill,et al.  Efficient self-timing with level-encoded 2-phase dual-rail (LEDR) , 1991 .