A novel SAT-based ATPG approach for transition delay faults

Along with advances in modern VLSI technology, delay faults are becoming ever more important. On the other hand, the strength of SAT-solver engines has made them an attractive means for solving many Computer Aided Design (CAD) problems. This paper presents a new SAT-based Automatic Test Pattern Generation (ATPG) approach targeting transition delay faults using a novel 8-value encoding system. Experimental results demonstrate that our novel SAT-based approach requires the generation of fewer number of test vectors in comparison with the state of the art works with the same fault coverage. In addition, by increasing the number of test patterns, the proposed method can achieve better fault coverage compared to the existing works. The whole process of test generation has been performed in a reasonable time.

[1]  Kwang-Ting Cheng,et al.  Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Sandip Ray,et al.  Exploiting transaction level models for observability-aware post-silicon test generation , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Niklas Srensson,et al.  An Extensible SAT-solver [ver 1.2] , 2003 .

[4]  Alberto Bosio,et al.  An Exact and Efficient Critical Path Tracing Algorithm , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[5]  Fabrizio Lombardi,et al.  Design and Analysis of Single-Event Tolerant Slave Latches for Enhanced Scan Delay Testing , 2014, IEEE Transactions on Device and Materials Reliability.

[6]  Irith Pomeranz,et al.  A Unified Method to Detect Transistor Stuck-Open Faults and Transition Delay Faults , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[7]  Yu Zhang,et al.  Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools , 2014, J. Electron. Test..

[8]  Irith Pomeranz.  Design-for-Testability for Functional Broadside Tests under Primary Input Constraints , 2016, TODE.

[9]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[10]  Irith Pomeranz,et al.  Unspecified Transition Faults: A Transition Fault Model for At-Speed Fault Simulation and Test Generation , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Irith Pomeranz.  Skewed-Load Test Cubes Based on Functional Broadside Tests for a Low-Power Test Set , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Payman Behnam,et al.  In-Circuit Mutation-Based Automatic Correction of Certain Design Errors Using SAT Mechanisms , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[13]  Michael S. Hsiao,et al.  Efficient Transition Fault ATPG Algorithms Based on Stuck-At Test Vectors , 2003, J. Electron. Test..

[14]  R. D. Blanton,et al.  Diagnostic Test Generation for Arbitrary Faults , 2006, 2006 IEEE International Test Conference.

[15]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[16]  Prabhat Mishra,et al.  Automated test generation for Debugging arithmetic circuits , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Payman Behnam,et al.  Hybrid history-based test overlapping to reduce test application time , 2013, EWDTS.

[18]  Mahmood Fathy,et al.  An improved scheme for pre-computed patterns in core-based SoC architecture , 2016, 2016 IEEE East-West Design & Test Symposium (EWDTS).

[19]  Zainalabedin Navabi,et al.  A probabilistic approach for counterexample generation to aid design debugging , 2013, East-West Design & Test Symposium (EWDTS 2013).