A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response

A variation-adaptive computational digital low dropout (CDLDO) regulator featuring an event-driven computational controller (CC) is presented, which computes the required number of power gates (PGs) unlike the traditional IIR filter-based control techniques to regulate the output voltage for any load/reference transient. The CC ensures ~ns transient response with a deterministic two-event duration settling time, independent of the dynamic range of the load or output capacitor value. Measurement results of a 10-bit PG design demonstrate a droop of 100 mV for 500 mA (2 A/ns $di/dt$ ) with settling times < 20 ns. The CDLDO design is presented with the key equations and timing diagrams to show the operating principle of the concept. Methods to accommodate resiliency to process, voltage and temperature (PVT) and wide dynamic voltage frequency scaling (DVFS) conditions are also discussed in detail.

[1]  Sung Kim,et al.  0.5V-VIN, 165-MA/MM2 Fully-Integrated Digital LDO Based on Event-Driven Self-Trisuerina Control , 2018, 2018 IEEE Symposium on VLSI Circuits.

[2]  Arijit Raychowdhury,et al.  5.6 A 0.13μm fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  Kevin G. Stawiasz,et al.  5.2 Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8TM microprocessor , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  James Tschanz,et al.  Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage Regulator , 2016, IEEE Journal of Solid-State Circuits.

[5]  Vivek De,et al.  A digitally controlled linear regulator for per-core wide-range DVFS of atom™ cores in 14nm tri-gate CMOS featuring non-linear control, adaptive gain and code roaming , 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference.

[6]  Jaydeep Kulkarni,et al.  An Energy-Efficient Graphics Processor in 14-nm Tri-Gate CMOS Featuring Integrated Voltage Regulators for Fine-Grain DVFS, Retentive Sleep, and ${V}_{\text{MIN}}$ Optimization , 2019, IEEE Journal of Solid-State Circuits.

[7]  Mingoo Seok,et al.  8.2 Fully integrated low-drop-out regulator based on event-driven PI control , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[8]  Wei Chen,et al.  SkyLake-SP: A 14nm 28-Core xeon® processor , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[9]  Mingoo Seok,et al.  A 67.1-ps FOM, 0.5-V-Hybrid Digital LDO With Asynchronous Feedforward Control Via Slope Detection and Synchronous PI With State-Based Hysteresis Clock Switching , 2018, IEEE Solid-State Circuits Letters.

[10]  Kazunori Watanabe,et al.  0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[11]  Lei Zhao,et al.  A Digital LDO With Co-SA Logics and TSPC Dynamic Latches for Fast Transient Response , 2018, IEEE Solid-State Circuits Letters.

[12]  Patrick P. Mercier,et al.  20.3 A 100nA-to-2mA successive-approximation digital LDO with PD compensation and sub-LSB duty control achieving a 15.1ns response time at 0.5V , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[13]  Feng Chen,et al.  A 500mA analog-assisted digital-LDO-based on-chip distributed power delivery grid with cooperative regulation and IR-drop reduction in 65nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[14]  Mingoo Seok,et al.  20.6 A 0.5V-VIN 1.44mA-class event-driven digital LDO with a fully integrated 100pF output capacitor , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).