A 2.4-GHz low-IF receiver for wideband WLAN in 6-/spl mu/m CMOS-architecture and front-end

This paper presents the 2.4-GHz front-end and the first downconversion section of a fully integrated low-IF receiver. The dual-conversion receiver rejects the image repeatably by 60 dB using integrated polyphase filters without calibration or tuning. The gain of the RF mixer and IF amplifier is switchable to slide the available dynamic range of the following stages based on the conditions of the input signal. The front-end and downconversion sections drain 35 mA on average from a 3.3-V supply. Minimum cascade noise figure is 7.2 dB, and maximum cascade IIP3 is -3.4 dBm.

[1]  James K. Cavers,et al.  Adaptive compensation for imbalance and offset losses in direct conversion transceivers , 1993 .

[2]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[3]  A.A. Abidi,et al.  Design of spiral inductors on silicon substrates with a fast simulator , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[4]  Asad A. Abidi,et al.  De-embedding the noise figure of differential amplifiers , 1999 .

[5]  F. Stubbe,et al.  A CMOS RF-receiver front-end for 1 GHz applications , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[6]  A. Roithmeier,et al.  An adaptive 2.4 GHz low-IF receiver in 0.6 /spl mu/m CMOS for wideband wireless LAN , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[8]  A.A. Abidi,et al.  CMOS 10 MHz-IF downconverter with on-chip broadband circuit for large image-suppression , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[9]  A.A. Abidi,et al.  High-frequency noise measurements on FET's with small dimensions , 1986, IEEE Transactions on Electron Devices.

[10]  Shyh-Chyi Wong,et al.  Characterization and modeling of MOS mismatch in analog CMOS technology , 1995, Proceedings International Conference on Microelectronic Test Structures.

[11]  T. Ohguro,et al.  The impact of scaling down to deep-submicron on CMOS RF circuits , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[12]  Henry Samueli,et al.  Adaptive antenna arrays and equalization techniques for high bit-rate QAM receivers , 1999, IEEE J. Sel. Areas Commun..

[13]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[14]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.