An experimental 4-Mbit CMOS EEPROM with a NAND-structured cell

A 5-V-only CMOS 512 K*8 EEPROM (electrically erasable and programmable read-only memory), which achieves 10/sup 4/ cycle endurance using a NAND-structured cell, is discussed. The main features are a programming technique appropriate to the NAND structured cell and a dynamic sense amplifier. The NAND structured cell arranges 8 bits in series, sandwiched between two select transistors. The first transistor ensures selectivity; the second prevents the current from passing during programming operation. The current cell has one select transistor per bit. However, the NAND structure has only two select transistors per 8 bits; therefore it has only 1/4 select transistor and 1/16 contact hole per bit. Thus, the NAND structure can realize a smaller cell area than that of the current cell. For high-speed programming, a page mode is adopted. In read operation, address transition detection circuitry is used to precharge the bit lines and reset the read control circuitry. A summary of design characteristics is presented. >

[1]  Riichiro Shirota,et al.  A high density NAND EEPROM with block-page programming for microcomputer applications , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[2]  Thomas Chang,et al.  A 50-ns CMOS 256 K EEPROM , 1988 .

[3]  S. Mori,et al.  Reliable CVD Inter-Poly Dielectrics for Advanced E&EEPROM , 1985, 1985 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  Tetsuya Iizuka,et al.  An experimental 5-V-only 256-kbit CMOS EEPROM with a high-performance single-polysilicon cell , 1986 .

[5]  M. Gill,et al.  A 5 V-only 256 kbit CMOS flash EEPROM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[6]  M. Momodomi,et al.  New ultra high density EPROM and flash EEPROM with NAND structure cell , 1987, 1987 International Electron Devices Meeting.

[7]  Alan Baker,et al.  An in-system reprogrammable 32 K*8 CMOS flash memory , 1988 .

[8]  G. Smarandoiu,et al.  A 128 K flash EEPROM using double-polysilicon technology , 1987 .

[9]  D. Cioaca,et al.  A million-cycle CMOS 256 K EEPROM , 1987 .

[10]  Fujio Masuoka,et al.  A 256-kbit flash E/SUP 2/PROM using triple-polysilicon technology , 1987 .

[11]  H. Nishimura,et al.  A 16 Mb mask ROM with programmable redundancy , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[12]  H. K. Lim,et al.  A 256K CMOS EEPROM with enhanced reliability and testability , 1988, Symposium 1988 on VLSI Circuits.