Probabilistic characterization of controllability in general homogeneous circuits
暂无分享,去创建一个
[1] Amitava Majumdar,et al. A branching process model for observability analysis of combinational circuits , 1991, 28th ACM/IEEE Design Automation Conference.
[2] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[3] Gary S. Ditlow,et al. Random Pattern Testability , 1984, IEEE Transactions on Computers.
[4] L.M. Huisman. The reliability of approximate testability measures , 1988, IEEE Design & Test of Computers.
[5] Lester Lipsky,et al. Signal Probabilities in AND-OR Trees , 1989, IEEE Trans. Computers.
[6] E. Trischler. A methodology for statistical evaluation of estimated and real testability measures , 1987 .
[7] Vishwani D. Agrawal,et al. A new model for computation of probabilistic testability in combinational circuits , 1989, Integr..
[8] J. Mucha,et al. Built-In Test for Complex Digital Integrated Circuits , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.
[9] Hans-Joachim Wunderlich. PROTEST: A Tool for Probabilistic Testability Analysis , 1985, DAC 1985.
[10] Prathima Agrawal,et al. Probabilistic Analysis of Random Test Generation Method for Irredundant Combinational Logic Networks , 1975, IEEE Transactions on Computers.
[11] Vishwani D. Agrawal,et al. STAFAN: An Alternative to Fault Simulation , 1984, 21st Design Automation Conference Proceedings.