GeOI pMOSFETs Scaled Down to 30-nm Gate Length With Record Off-State Current

We present in this letter the most aggressive dimensions reported to date in Ge-channel transistors: pMOSFETs with 30-nm gate length on ultrathin germanium-on-insulator substrates (TGe = 25 nm). By improving both the Ge-enrichment technique and the transistor fabrication process, we demonstrate devices with controlled threshold voltage (Vth) and excellent short-channel effects. Moreover, the low defectivity and the very low thickness of the Ge film lead to a record drain OFF-state leakage for Ge-channel devices (< 1 nA/¿m at VDS = -1 V) and thus, to the best ON-state to OFF-state current ratio (ION/IOFF ~5 × 105), even at Lg = 55 nm.

[1]  X. Garros,et al.  High performance 70 nm gate length germanium-on-insulator pMOSFET with high-k/metal gate , 2009 .

[2]  T. Tezuka,et al.  High-mobility strained SiGe-on-insulator pMOSFETs with Ge-rich surface channels fabricated by local condensation technique , 2005, IEEE Electron Device Letters.

[3]  K. Suzuki,et al.  High Performance 60 nm Gate Length Germanium p-MOSFETs with Ni Germanide Metal Source/Drain , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  Y. Nishi,et al.  High-Performance Gate-All-Around GeOI p-MOSFETs Fabricated by Rapid Melt Growth Using Plasma Nitridation and ALD $\hbox{Al}_{2}\hbox{O}_{3}$ Gate Dielectric and Self-Aligned NiGe Contacts , 2008, IEEE Electron Device Letters.

[5]  A. Majumdar,et al.  Mobility Scaling in Short-Channel Length Strained Ge-on-Insulator P-MOSFETs , 2008, IEEE Electron Device Letters.

[6]  T. Vandeweyer,et al.  High Performance 70-nm Germanium pMOSFETs With Boron LDD Implants , 2009, IEEE Electron Device Letters.

[7]  Daniel Mathiot,et al.  A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs , 2002 .

[8]  R. Truche,et al.  High-$\kappa$ and Metal-Gate pMOSFETs on GeOI Obtained by Ge Enrichment: Analysis of ON and OFF Performances , 2008, IEEE Electron Device Letters.

[9]  A. Stesmans,et al.  Impact of EOT scaling down to 0.85nm on 70nm Ge-pFETs technology with STI , 2006, 2009 Symposium on VLSI Technology.

[10]  Yves Morand,et al.  Fabrication of SiGe-on-insulator substrates by a condensation technique: an experimental and modelling study , 2007 .

[11]  X. Garros,et al.  High-k/metal Gate GeOI pMOSFET: Validation of the Lim&Fossum model for interface trap density extraction , 2008 .

[12]  R. Loo,et al.  High-Hole-Mobility Silicon Germanium on Insulator Substrates with High Crystalline Quality Obtained by the Germanium Condensation Technique , 2009 .

[13]  R. Loo,et al.  Record ION/IOFF performance for 65nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability , 2008, 2008 IEEE International Electron Devices Meeting.

[14]  H. Grampeix,et al.  Experimental Evidence of Sidewall Enhanced Transport Properties of Mesa-Isolated (001) Germanium-On-Insulator pMOSFETs , 2009, IEEE Transactions on Electron Devices.