Circuit OPRAM: Unifying Statistically and Computationally Secure ORAMs and OPRAMs
暂无分享,去创建一个
[1] Srinivas Devadas,et al. RAW Path ORAM: A Low-Latency, Low-Area Hardware ORAM Controller with Integrity Verification , 2014, IACR Cryptol. ePrint Arch..
[2] Torben Hagerup,et al. Fast and Optimal Simulations between CRCW PRAMs , 1992, STACS.
[3] Elaine Shi,et al. Constants Count: Practical Improvements to Oblivious RAM , 2015, USENIX Security Symposium.
[4] Peter Williams,et al. Single round access privacy on outsourced storage , 2012, CCS '12.
[5] Michael T. Goodrich,et al. Privacy-Preserving Access of Outsourced Data via Oblivious RAM Simulation , 2010, ICALP.
[6] Srinivas Devadas,et al. Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs , 2014, 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA).
[7] Stratis Ioannidis,et al. GraphSC: Parallel Secure Computation Made Easy , 2015, 2015 IEEE Symposium on Security and Privacy.
[8] Kartik Nayak,et al. An Oblivious Parallel RAM with O(log2 N) Parallel Runtime Blowup , 2016, IACR Cryptology ePrint Archive.
[9] Elaine Shi,et al. Circuit ORAM: On Tightness of the Goldreich-Ostrovsky Lower Bound , 2015, IACR Cryptol. ePrint Arch..
[10] Elaine Shi,et al. Towards Practical Oblivious RAM , 2011, NDSS.
[11] Elaine Shi,et al. Automating Efficient RAM-Model Secure Computation , 2014, 2014 IEEE Symposium on Security and Privacy.
[12] Elaine Shi,et al. Verifiable Oblivious Storage , 2014, Public Key Cryptography.
[13] Abhi Shelat,et al. SCORAM: Oblivious RAM for Secure Computation , 2014, IACR Cryptol. ePrint Arch..
[14] Craig Gentry,et al. Optimizing ORAM and Using It Efficiently for Secure Computation , 2013, Privacy Enhancing Technologies.
[15] Benny Pinkas,et al. Oblivious RAM Revisited , 2010, CRYPTO.
[16] Srinivas Devadas,et al. Freecursive ORAM: [Nearly] Free Recursion and Integrity Verification for Position-based Oblivious RAM , 2015 .
[17] Jonathan Katz,et al. Secure two-party computation in sublinear (amortized) time , 2012, CCS.
[18] Craig Gentry,et al. Private Database Access with HE-over-ORAM Architecture , 2015, ACNS.
[19] Moni Naor,et al. Is There an Oblivious RAM Lower Bound? , 2016, ITCS.
[20] Kai-Min Chung,et al. Statistically-secure ORAM with Õ(log2 n) Overhead , 2014, ASIACRYPT.
[21] Elaine Shi,et al. Multi-cloud oblivious storage , 2013, CCS.
[22] Peter Williams,et al. Usable PIR , 2008, NDSS.
[23] Rafail Ostrovsky,et al. Software protection and simulation on oblivious RAMs , 1996, JACM.
[24] Srinivas Devadas,et al. Design space exploration and optimization of path oblivious RAM in secure processors , 2013, ISCA.
[25] Elaine Shi,et al. Onion ORAM: A Constant Bandwidth Blowup Oblivious RAM , 2016, TCC.
[26] Elaine Shi,et al. Oblivious Network RAM and Leveraging Parallelism to Achieve Obliviousness , 2015, ASIACRYPT.
[27] János Komlós,et al. An 0(n log n) sorting network , 1983, STOC.
[28] Elaine Shi,et al. Path ORAM: an extremely simple oblivious RAM protocol , 2012, CCS.
[29] Elaine Shi,et al. Oblivious Hashing Revisited, and Applications to Asymptotically Efficient ORAM and OPRAM , 2017, ASIACRYPT.
[30] Rafail Ostrovsky,et al. On the (in)security of hash-based oblivious RAM and a new balancing scheme , 2012, SODA.
[31] Elaine Shi,et al. ObliviStore: High Performance Oblivious Cloud Storage , 2013, 2013 IEEE Symposium on Security and Privacy.
[32] Elaine Shi,et al. PHANTOM: practical oblivious computation in a secure processor , 2013, CCS.
[33] Kai-Min Chung,et al. Oblivious Parallel RAM and Applications , 2016, TCC.
[34] Srinivas Devadas,et al. A secure processor architecture for encrypted computation on untrusted programs , 2012, STC '12.
[35] Stefano Tessaro,et al. Oblivious Parallel RAM: Improved Efficiency and Generic Constructions , 2016, TCC.
[36] E. Szemerédi,et al. O(n LOG n) SORTING NETWORK. , 1983 .
[37] Elaine Shi,et al. Oblivious RAM with O((logN)3) Worst-Case Cost , 2011, ASIACRYPT.
[38] Marcel Keller,et al. Efficient, Oblivious Data Structures for MPC , 2014, IACR Cryptol. ePrint Arch..
[39] Oded Goldreich,et al. Towards a theory of software protection and simulation by oblivious RAMs , 1987, STOC.
[40] Srinivas Devadas,et al. A Low-Latency, Low-Area Hardware Oblivious RAM Controller , 2015, 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines.
[41] Elaine Shi,et al. On the Depth of Oblivious Parallel RAM , 2017, ASIACRYPT.
[42] Peter Williams,et al. Building castles out of mud: practical access pattern privacy and correctness on untrusted storage , 2008, CCS.